

PAR



# PERI: Auto-tuning Memory Intensive Kernels for Multicore

Samuel Williams<sup>1,2</sup>, Kaushik Datta<sup>1</sup>, Jonathan Carter<sup>2</sup>, Leonid Oliker<sup>1,2</sup>, John Shalf<sup>2</sup>, Katherine Yelick<sup>1,2</sup>, David Bailey<sup>2</sup>

> <sup>1</sup>University of California, Berkeley <sup>2</sup>Lawrence Berkeley National Laboratory

ORATO

samw@cs.berkeley.edu





- Multicore is the de facto solution for increased peak performance for the next decade
- However, given the diversity of architectures, multicore guarantees neither good scalability nor good (attained) performance

We need a solution that provides
 performance portability





Y

# What's a Memory Intensive Kernel?

LA

BORATOR

PARALLEL COMPUTING



Electrical Engineering and Computer Sciences





#### **\*** True Arithmetic Intensity (AI) ~ Total Flops / Total DRAM Bytes

- Some HPC kernels have an arithmetic intensity that scales with problem size (increased temporal locality), but remains constant on others
- Arithmetic intensity is ultimately limited by compulsory traffic
- Arithmetic intensity is diminished by conflict or capacity misses.





 Let us define memory intensive to be when the kernel's arithmetic intensity is less than machine's balance (flop:byte)

#### **Performance ~ Stream BW \* Arithmetic Intensity**

★ Technology allows peak flops to improve faster than bandwidth.
 ⇒ more and more kernels will be considered memory intensive



### Outline



#### Motivation

- Memory Intensive Kernels
- Multicore SMPs of Interest
- Software Optimizations
- Introduction to Auto-tuning
- Auto-tuning Memory Intensive Kernels
  - Sparse Matrix Vector Multiplication (SpMV)
  - Lattice-Boltzmann Magneto-Hydrodynamics (LBMHD)
  - Heat Equation Stencil (3D Laplacian)
- Summary



PARALLEL



# Multicore SMPs of Interest

PUTING

Μ

(used throughout the rest of the talk)

LA

BORATO





#### Intel Xeon E5345 (Clovertown)



#### AMD Opteron 2356 (Barcelona)



#### Sun T2+ T5140 (Victoria Falls)

















#### Intel Xeon E5345 (Clovertown)

Electrical Engineering and Computer Sciences



#### AMD Opteron 2356 (Barcelona)









(threads)



#### Intel Xeon E5345 (Clovertown)



#### AMD Opteron 2356 (Barcelona)



#### Sun T2+ T5140 (Victoria Falls)







#### (peak double precision flops)



#### Intel Xeon E5345 (Clovertown)



#### AMD Opteron 2356 (Barcelona)



#### Sun T2+ T5140 (Victoria Falls)







(total DRAM bandwidth)



#### Intel Xeon E5345 (Clovertown)



#### AMD Opteron 2356 (Barcelona)



#### Sun T2+ T5140 (Victoria Falls)









LABORATOR

# Categorization of Software Optimizations

PARALLEL COMPUTING





Maximizing (attained) In-core Performance Maximizing (attained) Memory Bandwidth Minimizing (total) Memory Traffic





Maximizing In-core Performance

Maximizing Memory Bandwidth Minimizing Memory Traffic

•Exploit in-core parallelism (ILP, DLP, etc...)

•Good (enough) floating-point balance





Maximizing In-core Performance

Maximizing Memory Bandwidth Minimizing Memory Traffic

•Exploit in-core parallelism (ILP, DLP, etc...)

•Good (enough) floating-point balance







Maximizing In-core Performance	Maximizing Memory Bandwidth	Minimizing Memory Traffic
•Exploit in-core parallelism (ILP, DLP, etc…)	•Exploit NUMA •Hide memory latency	Eliminate: •Capacity misses •Conflict misses
<ul> <li>Good (enough) floating-point balance</li> </ul>	•Satisfy Little's Law	•Compulsory misses •Write allocate behavior
reorder unroll & jam explicit SIMD	unit-stride streams Memory affinity SW prefetch DMA lists DMA tLB blocking	array padding compress data stores





Maximizing In-core Performance	Maximizing Memory Bandwidth	Minimizing Memory Traffic
<ul> <li>Exploit in-core parallelism (ILP, DLP, etc)</li> <li>Good (enough) floating-point balance</li> </ul>	<ul> <li>Exploit NUMA</li> <li>Hide memory latency</li> <li>Satisfy Little's Law</li> </ul>	Eliminate: •Capacity misses •Conflict misses •Compulsory misses •Write allocate behavior
reorder unroll & jam eliminate explicit SIMD	unit-stride streams Memory affinity SW prefetch DMA lists blocking	array padding compress data compress





Maximizing In-core Performance	Maximizing Memory Bandwidth	Minimizing Memory Traffic
•Exploit in-core parallelism (ILP, DLP, etc…)	•Exploit NUMA	Eliminate: •Capacity misses
<ul> <li>Good (enough) floating-point balance</li> </ul>	•Hide memory latency •Satisfy Little's Law	•Conflict misses •Compulsory misses •Write allocate behavior
reorder unroll & jam eliminate explicit SIMD	unit-stride streams Memory affinity SW prefetch DMA lists DMA tLB blocking	array padding compress data compress co









PARALLEL

C O M



Y

# Introduction to Auto-tuning

LA

BORATOR

PUTING





- Out-of-the-box code has (unintentional) assumptions on:
  - cache sizes (>10MB)
  - functional unit latencies(~1 cycle)
  - etc...
- These assumptions may result in poor performance when they exceed the machine characteristics



### **Auto-tuning?**



- Provides performance portability across the existing breadth and evolution of microprocessors
- One time up front productivity cost is amortized by the number of machines its used on

- Auto-tuning does not invent new optimizations
- Auto-tuning automates the exploration of the optimization and parameter space
- Two components:
  - parameterized code generator (we wrote ours in Perl)
  - Auto-tuning exploration benchmark (combination of heuristics and exhaustive search)
- Can be extended with ISA specific optimizations (e.g. DMA, SIMD)



PARALLEL

COM



# Auto-tuning Memory Intensive Kernels

PUTING

Sparse Matrix Vector Multiplication (SpMV)	SC'07
Lattice-Boltzmann Magneto-hydrodynamics (LBMHD)	IPDPS'08
Explicit Heat Equation (Stencil)	SC'08

LA

BORATOR



PARALLEL



# Auto-tuning Sparse Matrix-Vector Multiplication (SpMV)

OMPUTING

Samuel Williams, Leonid Oliker, Richard Vuduc, John Shalf, Katherine Yelick, James Demmel, "Optimization of Sparse Matrix-Vector Multiplication on Emerging Multicore Platforms", Supercomputing (SC), 2007.

LABORATO

### Sparse Matrix Vector Multiplication



- What's a Sparse Matrix ?
  - Most entries are 0.0
  - Performance advantage in only storing/operating on the nonzeros
  - Requires significant meta data to reconstruct the matrix structure
- What's SpMV ?
  - Evaluate y=Ax
  - A is a sparse matrix, x & y are dense vectors
- Challenges

Electrical Engineering and

- Very low arithmetic intensity (often <0.166 flops/byte)</li>
- Difficult to exploit ILP(bad for superscalar),
- Difficult to exploit DLP(bad for SIMD)





### The Dataset (matrices)



- Unlike dense BLAS, performance is dictated by sparsity
- Suite of 14 matrices
- All bigger than the caches of our SMPs
- We'll also include a median performance number





### **SpMV Performance**

#### (simple parallelization)





- Out-of-the box SpMV performance on a suite of 14 matrices
- Scalability isn't great

Is this performance good?



Naïve

#### **CS** Auto-tuned SpMV Performance Electrical Engineering and

(portable C)

Epidem

Epidem FEM-

Circuit

Webbase

Ъ

Median

FEM

Circuit

Webbase

Ъ

Median





- Fully auto-tuned SpMV \* performance across the suite of matrices
- Why do some optimizations \* work better on some architectures?



# Electrical Engineering and Auto-tuned SpMV Performance

#### (architecture specific optimizations)







- Fully auto-tuned SpMV performance across the suite of matrices
- Included SPE/local store optimized version
- Why do some optimizations work better on some architectures?



# Electrical Engineering and Auto-tuned SpMV Performance

#### (architecture specific optimizations)





- Fully auto-tuned SpMV performance across the suite of matrices
- Included SPE/local store optimized version
- Why do some optimizations work better on some architectures?
- Performance is better, but is performance good?





### **Roofline Model**





flop:DRAM byte ratio

## Naïve Roofline Model

Electrical Engineering and Computer Sciences



35



## **Roofline model for SpMV**

Electrical Engineering and Computer Sciences




Electrical Engineering and

(overlay arithmetic intensity)





(out-of-the-box parallel)

Electrical Engineering and





(NUMA & SW prefetch)





Electrical Engineering and

- compulsory flop:byte ~
  0.166
- utilize all memory channels

Electrical Engineering and Computer Sciences

#### (matrix compression)





Inherent FMA

Register blocking improves ILP, DLP, flop:byte ratio, and FP% of instructions

(matrix compression)





Electrical Engineering and

**Computer Sciences** 

Register blocking improves ILP, DLP, flop:byte ratio, and FP% of instructions

Inherent FMA



PARALLEL



## Auto-tuning Lattice-Boltzmann Magneto-Hydrodynamics (LBMHD)

LABORATO

PUTING

Samuel Williams, Jonathan Carter, Leonid Oliker, John Shalf, Katherine Yelick, "Lattice Boltzmann Simulation Optimization on Leading Multicore Platforms", International Parallel & Distributed Processing Symposium (IPDPS), 2008.

**Best Paper, Application Track** 

C O M

#### Plasma turbulence simulation via Lattice Boltzmann Method

Two distributions:

Electrical Engineering and Computer Sciences

- momentum distribution (27 scalar components)
- magnetic distribution (15 vector components)
- Three macroscopic quantities:
  - Density
  - Momentum (vector)
  - Magnetic Field (vector)
- Arithmetic Intensity:
  - Must read 73 doubles, and update 79 doubles per lattice update (1216 bytes)
  - Requires about 1300 floating point operations per lattice update
  - Just over 1.0 flops/byte (ideal)
- Cache capacity requirements are independent of problem size
- Two problem sizes:
  - 64<sup>3</sup> (0.3 GB)
  - 128<sup>3</sup> (2.5 GB)
- periodic boundary conditions











### **Initial LBMHD Performance**





- Generally, scalability looks good
- ✤ Scalability is good
- but is performance good?



## Electrical Engineering and

(portable C)





- Auto-tuning avoids cache conflict and TLB capacity misses
- Additionally, it exploits SIMD where the compiler doesn't
- Include a SPE/Local Store optimized version



#### **CSAuto-tuned LBMHD Performance** Electrical Engineering and

#### (architecture specific optimizations)

2

128^3

4

128^3

8 16

4

8





- Auto-tuning avoids cache \* conflict and TLB capacity misses Additionally, it exploits SIMD \* where the compiler doesn't
- Include a SPE/Local Store \*\* optimized version







Electrical Engineering and Computer Sciences

- Far more adds than multiplies (imbalance)
- Huge data sets

#### (overlay arithmetic intensity)

Electrical Engineering and





Electrical Engineering and

**Computer Sciences** 

#### (out-of-the-box parallel performance)





(Padding, Vectorization, Unrolling, Reordering, ...)





Electrical Engineering and

- Vectorize the code to eliminate TLB capacity misses
- Ensures unit stride access (bottom bandwidth ceiling)
- Tune for optimal VL
- Clovertown pinned to lower BW ceiling

(SIMDization + cache bypass)





Electrical Engineering and

- Make SIMDization explicit
- Technically, this swaps ILP and SIMD ceilings
- Use cache bypass instruction: *movntpd*
  - Increases flop:byte ratio to ~1.0 on x86/Cell

#### (SIMDization + cache bypass)



Electrical Engineering and

- Make SIMDization explicit
- Technically, this swaps ILP and SIMD ceilings
- Use cache bypass instruction: *movntpd*
  - Increases flop:byte ratio to ~1.0 on x86/Cell





PARALLEL

ΟΜ



BORATO

## **The Heat Equation Stencil**

P U T I N G

Kaushik Datta, Mark Murphy, Vasily Volkov, Samuel Williams, Jonathan Carter, Leonid Oliker, David Patterson, John Shalf, Katherine Yelick, "Stencil Computation Optimization and Autotuning on State-of-the-Art Multicore Architecture", Supercomputing (SC) (to appear), 2008.

LA





- ✤ Explicit Heat equation (Laplacian ~  $\nabla^2 F(x,y,z)$ ) on a regular grid
- Storage: one double per point in space
- 7-point nearest neighbor stencil
- Must:
  - read every point from DRAM
  - perform 8 flops (linear combination)
  - write every point back to DRAM
- Just over 0.5 flops/byte (ideal)
- Cache locality is important
- Run one problem size: 256<sup>3</sup>





### **Stencil Performance**

(out-of-the-box code)





- Expect performance to be between SpMV and LBMHD
- Scalability is universally poor

Naïve

✤ Performance is poor

## EECS Auto-tuned Stencil Performance

(portable C)





- Proper NUMA management is essential on most architectures
- Moreover proper cache blocking is still essential even with MB's of cache



## Electrical Engineering and Auto-tuned Stencil Performance

**Computer Sciences** 

#### (architecture specific optimizations)





Electrical Engineering and **Computer Sciences** 

#### (out-of-the-box code)





- Large datasets
- 2 unit stride streams
- No NUMA
- Little ILP
- No DLP
- Far more adds than multiplies (imbalance)
- Ideal flop:byte ratio  $1/_3$
- High locality requirements
- Capacity and conflict misses will severely impair flop:byte ratio

Electrical Engineering and **Computer Sciences** 

#### (out-of-the-box code)





- Large datasets
- 2 unit stride streams
- No NUMA
- Little ILP
- No DLP
- Far more adds than multiplies (imbalance)
- Ideal flop:byte ratio  $1/_3$
- High locality requirements
- Capacity and conflict misses will severely impair flop:byte ratio

Electrical Engineering and **Computer Sciences** 

#### (out-of-the-box code)





- Large datasets
- 2 unit stride streams
- No NUMA
- Little ILP
- No DLP
- Far more adds than multiplies (imbalance)
- Ideal flop:byte ratio  $1/_3$
- High locality requirements
- Capacity and conflict misses will severely impair flop:byte ratio

(NUMA, cache blocking, unrolling, prefetch, ...)





Electrical Engineering and

(SIMDization + cache bypass)





Electrical Engineering and

- Make SIMDization explicit
- Technically, this swaps ILP and SIMD ceilings
- Use cache bypass instruction: *movntpd*
  - Increases flop:byte ratio to ~0.5 on x86/Cell

#### (SIMDization + cache bypass)



Electrical Engineering and

- BERKELEY PAR LAB
- Make SIMDization explicit
- Technically, this swaps ILP and SIMD ceilings
- Use cache bypass instruction: *movntpd* 
  - Increases flop:byte ratio to ~0.5 on x86/Cell





#### PARALLEL COMPUTING LABORATORY

## **Summary**





- Ideal productivity (just type 'make')
- Kernels sorted by arithmetic intensity
- Maximum performance with any concurrency
- Note: Cell = 4 PPE threads (no SPEs)





### **Portable Performance**



- Portable (C only) auto-tuning
- Sacrifice some productivity upfront, amortize by reuse
- Dramatic increases in performance on Barcelona and Victoria Falls
- Clovertown is increasingly memory bound





### ISA specific auto-tuning (reduced portability & productivity)

explicit:

Electrical Engineering and Computer Sciences

- SPE parallelization with DMAs
- SIMDization(SSE+Cell)
- cache bypass
- Cell gets all its performance from the SPEs (DP limits perf)
- Barcelona gets half
  its performance from
  SIMDization







- Used a digital power meter to measure sustained power under load
- Sustained Performance / Sustained Power
- Victoria Falls' power efficiency is severely limited by FBDIMM power
- Despite Cell's weak double precision, it delivers the highest power efficiency









- Auto-tuning provides portable performance
- Auto-tuning with architecture (ISA) specific optimizations are essential on some machines
- The roofline model qualifies performance
  - Also tells us which optimizations are important
  - As well as how much further improvement is possible



### Summary (architectures)



### Clovertown

severely bandwidth limited

### \* Barcelona

- delivers good performance with architecture specific auto-tuning
- bandwidth limited after ISA optimizations

### Victoria Falls

- challenged by interaction of TLP with shared caches
- often limited by in-core performance

### \* Cell Broadband Engine

- performance entirely from architecture specific auto-tuning
- bandwidth limited on SpMV
- DP FP limited on Stencil(slightly) and LBMHD(severely)
- delivers the best power efficiency



### Acknowledgements



- Research supported by:
  - Microsoft and Intel funding (Award #20080469)
  - DOE Office of Science under contract number DE-AC02-05CH11231
  - NSF contract CNS-0325873
  - Sun Microsystems Niagara2 / Victoria Falls machines
  - AMD access to Quad-core Opteron (barcelona) access
  - Forschungszentrum Jülich access to QS20 Cell blades
  - IBM virtual loaner program to QS20 Cell blades



PARALLEL



# **Questions**?

PUTING

ΟΜ

Samuel Williams, Leonid Oliker, Richard Vuduc, John Shalf, Katherine Yelick, James Demmel, "*Optimization of Sparse Matrix-Vector Multiplication on Emerging Multicore Platforms*", Supercomputing (SC), 2007.

LABORATO

Samuel Williams, Jonathan Carter, Leonid Oliker, John Shalf, Katherine Yelick, "Lattice Boltzmann Simulation Optimization on Leading Multicore Platforms", International Parallel & Distributed Processing Symposium (IPDPS), 2008. Best Paper, Application Track

Kaushik Datta, Mark Murphy, Vasily Volkov, Samuel Williams, Jonathan Carter, Leonid Oliker, David Patterson, John Shalf, Katherine Yelick, "*Stencil Computation Optimization and Autotuning on State-of-the-Art Multicore Architecture*", Supercomputing (SC) (to appear), 2008.