



COMPUTATIONAL RESEARCH DIVISION

Lattice Boltzmann Simulation Optimization on Leading Multicore Platforms

Samuel Williams^{1,2}, Jonathan Carter², Leonid Oliker^{1,2}, John Shalf², Katherine Yelick^{1,2}

> ¹University of California, Berkeley ²Lawrence Berkeley National Laboratory

U.S. DEPARTMENT OF ENERGY

samw@eecs.berkeley.edu



Motivation



- Multicore is the de facto solution for improving peak performance for the next decade
- How do we ensure this applies to sustained performance as well ?

- Processor architectures are extremely diverse and compilers can rarely fully exploit them
- Require a HW/SW solution that guarantees performance without completely sacrificing productivity





- Examined the Lattice-Boltzmann Magneto-hydrodynamic (LBMHD) application
- Present and analyze two threaded & auto-tuned implementations
- Benchmarked performance across 5 diverse multicore microarchitectures
 - Intel Xeon (Clovertown)
 - AMD Opteron (rev.F)
 - Sun Niagara2 (Huron)
 - IBM QS20 Cell Blade (PPEs)
 - IBM QS20 Cell Blade (SPEs)
- We show
 - Auto-tuning can significantly improve application performance
 - Cell consistently delivers good performance and efficiency
 - Niagara2 delivers good performance and productivity





Multicore SMPs used

TUTUT

BERKELEY LAB



Multicore SMP Systems



Intel Xeon (Clovertown)



Sun Niagara2 (Huron)



AMD Opteron (rev.F)



IBM QS20 Cell Blade







Multicore SMP Systems (memory hierarchy)



Intel Xeon (Clovertown)

AMD Opteron (rev.F)





Multicore SMP Systems (memory hierarchy)







Multicore SMP Systems (memory hierarchy)



Intel Xeon (Clovertown)

AMD Opteron (rev.F)





Multicore SMP Systems (peak flops)



Intel Xeon (Clovertown)



Sun Niagara2 (Huron)

MT Sparc	MT Sparc	MT Sparc	MT Sparc	MT Sparc	MT Sparc	MT Sparc	MT Sparc
8K L1	8K L1	8K L1	8K L1	8K L1	8K L1	8K L1	8K L1
VA.	\mathbf{A}	**	VA.	¥ A	¥ A	¥ A	VA.
Crossbar Switch							
4M. Stre L (4 A C S (addess interleaving via 8¥64L banks)							
4x128b memory controllers (2 banks each)							
21.33 GB/s (write)							
		66	67MHz	FBDIMI	Ms		

AMD Opteron (rev.F)



IBM QS20 Cell Blade





Multicore SMP Systems (peak DRAM bandwidth)



Intel Xeon (Clovertown)



Sun Niagara2 (Huron)



AMD Opteron (rev.F)



IBM QS20 Cell Blade







Auto-tuning

mm

BERKELEY LAB







- Hand optimizing each architecture/dataset combination is not feasible
- Our auto-tuning approach finds a good performance solution by a combination of heuristics and exhaustive search
 - Perl script generates many possible kernels
 - (Generate SIMD optimized kernels)
 - Auto-tuning benchmark examines kernels and reports back with the best one for the current architecture/dataset/compiler/...
 - Performance depends on the optimizations generated
 - Heuristics are often desirable when the search space isn't tractable
- Proven value in Dense Linear Algebra(ATLAS),
 Spectral(FFTW,SPIRAL), and Sparse Methods(OSKI)





Introduction to LBMHD

TUTUT

BERKELEY LAB



Introduction to Lattice Methods

- Structured grid code, with a series of time steps
- Popular in CFD (allows for complex boundary conditions)
- Overlay a higher dimensional phase space
 - Simplified kinetic model that maintains the macroscopic quantities
 - Distribution functions (e.g. 5-27 velocities per point in space) are used to reconstruct macroscopic quantities
 - Significant Memory capacity requirements



BERKELEY LA







- Plasma turbulence simulation
- Couples CFD with Maxwell's equations
- Two distributions:
 - momentum distribution (27 scalar velocities)
 - magnetic distribution (15 vector velocities)
- Three macroscopic quantities:
 - Density
 - Momentum (vector)
 - Magnetic Field (vector)





magnetic distribution







- Must read 73 doubles, and update 79 doubles per point in space (minimum 1200 bytes)
- Requires about 1300 floating point operations per point in space
- Flop:Byte ratio
 - 0.71 (write allocate architectures)
 - 1.07 (ideal)
- Rule of thumb for LBMHD:
 - Architectures with more flops than bandwidth are likely memory bound (e.g. Clovertown)







- Data Structure choices:
 - Array of Structures: no spatial locality, strided access
 - Structure of Arrays: huge number of memory streams per thread, but guarantees spatial locality, unit-stride, and vectorizes well
- Parallelization
 - Fortran version used MPI to communicate between tasks.
 = bad match for multicore
 - The version in this work uses pthreads for multicore, and MPI for inter-node
 - MPI is not used when auto-tuning
- Two problem sizes:
 - 64³ (~330MB)
 - 128³ (~2.5GB)

BIPS

Stencil for Lattice Methods

rrrrr

BERKELEY LA

- Very different the canonical heat equation stencil
 - There are multiple read and write arrays
 - There is no reuse





Side Note on Performance Graphs



- Threads are mapped first to cores, then sockets.
 i.e. multithreading, then multicore, then multisocket
- Niagara2 always used 8 threads/core.
- Show two problem sizes
- We'll step through performance as optimizations/features are enabled within the auto-tuner
- More colors implies more optimizations were necessary
- This allows us to compare architecture performance while keeping programmer effort(productivity) constant





COMPUTATIONAL RESEARCH DIVISION

Performance and Analysis of Pthreads Implementation





Pthread Implementation







Not naïve

*

- fully unrolled loops
- NUMA-aware
- 1D parallelization
- Always used 8 threads per core on Niagara2
 - 1P Niagara2 is faster than 2P x86 machines







Pthread Implementation







Not naïve •

•••

- fully unrolled loops
- NUMA-aware
- 1D parallelization
- Always used 8 threads per ••• core on Niagara2
 - 1P Niagara2 is faster than 2P x86 machines







Initial Pthread Implementation







Cache effects



- Want to maintain a working set of velocities in the L1 cache
- 150 arrays each trying to keep at least 1 cache line.
- Impossible with Niagara's 1KB/thread L1 working set = capacity misses
- On other architectures, the combination of:
 - Low associativity L1 caches (2 way on opteron)
 - Large numbers or arrays
 - Near power of 2 problem sizes

can result in large numbers of conflict misses

Solution: apply a lattice (offset) aware padding heuristic to the velocity arrays to avoid/minimize conflict misses



(+Stencil-aware Padding)









6.0

5.0

4.0 4.0

3.0

2.0

1.0

0.0

1

2

64^3

4

1

2

128^3

- This lattice method is essentially 79 simultaneous 72-point stencils
 - Can cause conflict misses even with highly associative L1 caches (not to mention opteron's 2 way)
 - Solution: pad each component so that when accessed with the corresponding stencil(spatial) offset, the components are uniformly distributed in the cache







- Touching 150 different arrays will thrash TLBs with less than 128 entries.
- Try to maximize TLB page locality
- Solution: borrow a technique from compilers for vector machines:
 - Fuse spatial loops
 - Strip mine into vectors of size vector length (VL)
 - Interchange spatial and velocity loops
- Can be generalized by varying:
 - The number of velocities simultaneously accessed
 - The number of macroscopics / velocities simultaneously updated
- Has the side benefit expressing more ILP and DLP (SIMDization) and cleaner loop structure at the cost of increased L1 cache traffic



Multicore SMP Systems (TLB organization)



Intel Xeon (Clovertown)



Sun Niagara2 (Huron)



AMD Opteron (rev.F)



IBM QS20 Cell Blade







Solution: auto-tune to find the optimal VL













64^3

128^3

- Each update requires touching ~150 components, each likely to be on a different page
- TLB misses can significantly impact performance
- Solution: vectorization
 - Fuse spatial loops, strip mine into vectors of size VL, and interchange with phase dimensional loops
 - Auto-tune: search for the optimal vector length
- Significant benefit on some architectures
- Becomes irrelevant when bandwidth dominates performance





(+Explicit Unrolling/Reordering)









IBM Cell Blade (PPEs) 8.0 7.0 6.0 5.0 **4.0** 4.0 +Unrolling 3.0 +Vectorization 2.0 +Padding 1.0 Naïve+NUMA 0.0 2 4 1 2 4 1 64^3 128^3

- Give the compilers a helping hand for the complex loops
- Code Generator: Perl script to generate all power of 2 possibilities
- Auto-tune: search for the best unrolling and expression of data level parallelism
 - Is essential when using SIMD intrinsics



3.0

2.0

1.0

0.0

2

64^3

1

4

8

1

Auto-tuned Performance

(+Software prefetching)







2

128^3

4

 Expanded the code generator to insert software prefetches in case the compiler doesn't.

Auto-tune:

- no prefetch
- prefetch 1 line ahead
- prefetch 1 vector ahead.
- Relatively little benefit for relatively little work







(+Software prefetching)





2 4

64^3

1

8

1

2 4

128^3

8



 Expanded the code generator to insert software prefetches in case the compiler doesn't.

Auto-tune:

- no prefetch
- prefetch 1 line ahead
- prefetch 1 vector ahead.
- Relatively little benefit for relatively little work





(+SIMDization, including non-temporal stores)









- Compilers(gcc & icc) failed at exploiting SIMD.
- Expanded the code generator to use SIMD intrinsics.
- Explicit unrolling/reordering was extremely valuable here.
- Exploited *movntpd* to minimize memory traffic (only hope if memory bound)
- Significant benefit for significant work



+SIMDization
+SW Prefetching
+Unrolling
+Vectorization
+Padding
Naïve+NUMA



(+SIMDization, including non-temporal stores)





- Compilers(gcc & icc) failed at exploiting SIMD.
- Expanded the code generator to use SIMD intrinsics.
- Explicit unrolling/reordering was extremely valuable here.
- Exploited *movntpd* to minimize memory traffic (only hope if memory bound)
- Significant benefit for significant work





3.0

2.0

1.0

2 4

64^3

1

8

1

2 4

128^3

8

Auto-tuned Performance

(+SIMDization, including non-temporal stores)







BM Cell Blade (PPEs) 8.0 7.0 6.0 5.0 4.0 4.0 **10x** 3.0 2.0 1.0 0.0 2 4 2 4 64^3 128^3

- Compilers(gcc & icc) failed at exploiting SIMD.
- Expanded the code generator to use SIMD intrinsics.
- Explicit unrolling/reordering was extremely valuable here.
- Exploited *movntpd* to minimize memory traffic (only hope if memory bound)
- Significant benefit for significant work







Performance and Analysis of Cell Implementation

crece

BERKELEY LAB





Cell Implementation



- Double precision implementation
 - DP will severely hamper performance
- Vectorized, double buffered, but not auto-tuned
 - No NUMA optimizations
 - No Unrolling
 - VL is fixed
 - Straight to SIMD intrinsics
 - Prefetching replaced by DMA list commands
- Only *collision()* was implemented.



(Local Store Implementation)







- First attempt at cell implementation.
- VL, unrolling, reordering fixed
- No NUMA
- Exploits DMA and double buffering to load vectors
- Straight to SIMD intrinsics.
- Despite the relative performance, Cell's DP implementation severely impairs performance









(Local Store Implementation)









- First attempt at cell implementation.
- VL, unrolling, reordering fixed
- No NUMA
- Exploits DMA and double buffering to load vectors
- Straight to SIMD intrinsics.
- Despite the relative performance, Cell's DP implementation severely impairs performance



*collision() only



Speedup from Heterogeneity







- First attempt at cell implementation.
- VL, unrolling, reordering fixed
- Exploits DMA and double buffering to load vectors
- Straight to SIMD intrinsics.
- Despite the relative performance, Cell's DP implementation severely impairs performance







*collision() only



Speedup over naive







- First attempt at cell implementation.
- VL, unrolling, reordering fixed
- Exploits DMA and double buffering to load vectors
- Straight to SIMD intrinsics.
- Despite the relative performance, Cell's DP implementation severely impairs performance







*collision() only



C O M P U T A T I O N A L R E S E A R C H D I V I S I O N

Summary

.....

BERKELEY LAB





Aggregate Performance (Fully optimized)



- Cell SPEs deliver the best full system performance
 - Although, Niagara2 delivers near comparable per socket performance
- Dual core Opteron delivers far better performance (bandwidth) than Clovertown
- Clovertown has far too little effective FSB bandwidth





Parallel Efficiency

.....

BERKELEY LA

(average performance per thread, Fully optimized)

- Aggregate Mflop/s / #cores
- Niagara2 & Cell showed very good multicore scaling
- Clovertown showed very poor multicore scaling (FSB limited)









- Used a digital power meter to measure sustained power
- Calculate power efficiency as:

sustained performance / sustained power

- All cache-based machines delivered similar power efficiency
- FBDIMMs (~12W each) sustained power
 - 8 DIMMs on Clovertown (total of ~330W)
 - 16 DIMMs on N2 machine (total of ~450W)







- Niagara2 required significantly less work to deliver good performance (just vectorization for large problems).
- Clovertown, Opteron, and Cell all required SIMD (hampers productivity) for best performance.
- Cache based machines required search for some optimizations, while Cell relied solely on heuristics (less time to tune)



Summary



- Niagara2 delivered both very good performance and productivity
- Cell delivered very good performance and efficiency (processor and power)
- On the memory bound Clovertown parallelism wins out over optimization and auto-tuning
- Our multicore auto-tuned LBMHD implementation significantly outperformed the already optimized serial implementation
- Sustainable memory bandwidth is essential even on kernels with moderate computational intensity (flop:byte ratio)
- Architectural transparency is invaluable in optimizing code





Multi-core arms race

mmm

BERKELEY LAB





New Multicores









New Multicores











- Barcelona is a quad core Opteron
- Victoria Falls is a dual socket (128 threads) Niagara2
- Both have the same total bandwidth



Speedup from multicore/socket





BIPS

- Barcelona is a quad core Opteron
- Victoria Falls is a dual socket (128 threads) Niagara2
- Both have the same total bandwidth





Speedup from Auto-tuning







- Barcelona is a quad core Opteron
- Victoria Falls is a dual socket (128 threads) Niagara2
- Both have the same total bandwidth











Questions?

mm

BERKELEY LAB





Acknowledgements

BERKELEY LA

- UC Berkeley
 - RADLab Cluster (Opterons)
 - PSI cluster(Clovertowns)
- Sun Microsystems
 - Niagara2 donations
- Forschungszentrum Jülich
 - Cell blade cluster access
- George Vahala, et. al
 - Original version of LBMHD
- ASCR Office in the DOE office of Science
 - contract DE-AC02-05CH11231