Temporal and SFQ Pulse-Streams Encoding for Area-Efficient Superconducting Accelerators

Lead author: Patricia Gonzalez-Guerrero

Speaker: George Michelogiannakis

Computer Architecture Group Computational Research Division

ASPLOS 2022



Gallardo et al, "Superconductivity observation in a (CuInTe 2) 1-x (NbTe) x alloy with x=0.5"





Gallardo et al, "Superconductivity observation in a (CuInTe 2) 1-x (NbTe) x alloy with x=0.5"





Gallardo et al, "Superconductivity observation in a (CuInTe 2) 1-x (NbTe) x alloy with x=0.5"



- Logic Families:
 - Rapid Single Flux Quantum (RSFQ)
 - Energy Efficient Rapid Flux Quantum (ERSFQ)
- 10X-100X faster operation frequency than CMOS.
 - 20GHz 80GHz
- ~10X lower active energy consumption than CMOS.

(SFQ) pulse |I| > |C|Josephson Junction (JJ)





Single Flux Quantum

Is superconductivity a good candidate for the future of computing, though?

- Extremely constrained area density.
- Manufacturing limitations restrict the number of JJs per chip to ~30000 JJs.
- Current hardware accelerators such as Google's TPU require up to ~64000 multipliers.



ISSCC'2019.







Unary encoding may address the area density challenge

CMOS stochastic computing





Unary encoding may address the area density challenge

Advait Madhavan, et al. Race Logic: A Hardware Acceleration for Dynamic Programming Algorithms. In ISCA '14

CMOS stochastic computing









Unary encoding may address the area density challenge



ER

Can we leverage the best of pulse-streams and race logic to build an area-efficient <u>superconducting unary</u> <u>computing architecture</u>?





Outline

1. Superconducting Unary SFQ encoding



CMOS

2. Building Blocks

BINARY MULTIPLIER AND ADDER

- 3. Superconducting Accelerators
 - Processing Element (PE) array for CGRAs or ANN
 - Dot Product Unit
 - Finite Impulse Response Filter



In superconducting race logic data is mapped to the time the SFQ pulse arrives

Georgios Tzimpragos et al. 2020. A Computational Temporal Logic for Superconducting Accelerators. In ASPLOS '20



$$N_{max} = 8$$
$$A_b = 2A_u - 1$$

To obtain bipolar representation





In a superconducting pulse-stream data is mapped to the frequency of the SFQ pulses



$$f_{max} \longrightarrow N_{max} = 8$$
$$A = n/N_{max}$$
$$A_b = 2A_u - 1$$

To obtain bipolar representation





Outline



2. Building Blocks

BINARY MULTIPLIER AND ADDER

- 3. Superconducting Accelerators
 - Processing Element (PE) array for CGRAs or ANN
 - Dot Product Unit
 - Finite Impulse Response Filter





Building Blocks: Multipliers







Building Blocks: Multipliers







Building Blocks: Multipliers



Essentially a CMOS XOR





Unipolar SFQ multiplier

Bipolar SFQ multiplier





The superconducting unary multiplier exposes an area-latency tradeoff



Bipolar unary multiplier





The superconducting unary multiplier exposes an area-latency tradeoff







The building blocks for the superconducting unary architecture







Outline



BINARY MULTIPLIER AND ADDER



Superconducting Accelerators 3.

- Processing Element (PE) array for CGRAs or ANN
- **Dot Product Unit**

ERKELEY LAB

Finite Impulse Response Filter •



Evaluate the proposed superconducting architecture with three applications





U.S. DEPARTMENT OF

ER

Office of





$$y[n] = \sum_{k=0}^{N-1} h[k]x[n-k]$$









$$y[n] = \sum_{k=0}^{N-1} h[k]x[n-k]$$

U.S. DEPARTMENT OF

Office of







$$y[n] = \sum_{k=0}^{N-1} h[k]x[n-k]$$

U.S. DEPARTMENT OF

Office of







U.S. DEPARTMENT OF

Office of





$$y[n] = \sum_{k=0}^{N-1} h[k] \kappa[n-k]$$





FIR shows a design space where superconducting Unary yields significant advantages over superconducting binary



Color shows percentage savings





Thank you for your attention

Contact information: <u>lg4er@lbl.gov</u>, <u>mihelog@lbl.gov</u>









