Introduction to the Roofine Model

Samuel Williams

Computational Research Division Lawrence Berkeley National Lab SWWilliams@lbl.gov







Acknowled genents

- This material is based upon work supported by the Advanced Scientific Computing Research Program in the U.S. Department of Energy, Office of Science, under Award Number DE-AC02-05CH11231.
- This material is based upon work supported by the DOE RAPIDS SciDAC Institute.
- This research used resources of the National Energy Research Scientific Computing Center (NERSC), which is supported by the Office of Science of the U.S. Department of Energy under contract DE-AC02-05CH11231.
 - This research used resources of the Oak Ridge Leadership Facility at the Oak Ridge National Laboratory which is supported by the Office of Science of the U.S. Department of Energy under Contract No. DE-AC05-000R22725.





You just spent 6 months porting your application to GPUs

Are you done?







- Imagine profiling the mix of loop nests in an application when running on the GPU
 - GFLOP/s alone may not be particularly insightful
 - speedup relative to a Xeon may seem random





- Two fundamental aspects to "Good" performance...
- 1. Operating in the throughput-limited regime not sensitive to Amdahl effects, D2H/H2D transfers, launch overheads, etc...
- 2. making good use of the GPU's **compute** and/or **bandwidth** capabilities

> Ultimately, we need a quantitative model rather than qualitative statements like "good"



Roofline Model

- Roofline Model is a throughputoriented performance model
- Tracks rates not times
- Independent of ISA and architecture
- applies to CPUs, GPUs, Google TPUs¹, FPGAs, etc...
- Helps quantify Good Performance

OMPUTATIONAL R	RESEARCH
PERFORMANCE AND ALGORITHMS RES	SEARCH STAFF RESE h » Research » Roofline
mance and	Algorithr
Roofline Performance Performance Performance Regulary of attained performance figure. One can examine limitations. Application Performance Performance Performance Regure. One can examine limitations. Application Performance Performance Performance Regure. Development of the Performance Regure. Development of the Performance Pe	erformance ance model used to bound the perfor rocessor architectures. Rather than si ance by combining locality, bandwidt a the resultant Roofline figure in order ine model is Arithmetic Intensity. Arith -1 vector-vector increment (x[i]+=y[i]) ent of the vector size. Conversely, a allocate cache architecture, the tr of 0.104 ¹⁰ gN and would grow slov thaps 2 flops per byte. Finally, BLA: ky.
0.1-1.0 flops p	Typically < 2 flop
SpMV BLAS1,2 Stencils (PDE Lattio	is) FFTs, De Boltzmann Spectral Me Methods
	COMPUTATIONAL R COMPUTATIONAL

https://crd.lbl.gov/departments/computer-science/PAR/research/roofline

Roofline Mode





Simulation → Modeling

- Superscalar architectures can be complex
- Don't model / simulate full architecture
- Created simplified processor architecture





- Superscalar architectures can be complex
- Don't model / simulate full architecture
- Created simplified processor architecture
 - Cores can attain peak GFLOP/s on local data





- Superscalar architectures can be complex
- Don't model / simulate full architecture
- Created simplified processor architecture
 - o Cores can attain peak GFLOP/s on local data
 - \circ $\,$ Cores execute load-balanced SPMD code $\,$





- Superscalar architectures can be complex
- Don't model / simulate full architecture
- Created simplified processor architecture
 - o Cores can attain peak GFLOP/s on local data
 - \circ $\,$ Cores execute load-balanced SPMD code $\,$
 - There is sufficient cache bandwidth and capacity such that they do not affect performance





- Superscalar architectures can be complex
- Don't model / simulate full architecture
- Created simplified processor architecture
 - o Cores can attain peak GFLOP/s on local data
 - \circ $\,$ Cores execute load-balanced SPMD code $\,$
 - There is sufficient cache bandwidth and capacity such that they do not affect performance
 - Basis for DRAM Roofline Model





- Which takes longer?
 - o Data Movement
 - Compute?



Time = max { #FP ops / Peak GFLOP/s #Bytes / Peak GB/s



- Which takes longer?
 - o Data Movement
 - Compute?
- Is performance limited by compute or data movement?



Time
#FP ops= max1 / Peak GFLOP/s
#Bytes / #FP ops / Peak GB/s



- Which takes longer?
 - o Data Movement
 - Compute?
- Is performance limited by compute or data movement?



#FP ops
Time= min {Peak GFLOP/s
(#FP ops / #Bytes) * Peak GB/s



- Which takes longer?
 - o Data Movement
 - Compute?
- Is performance limited by compute or data movement?



GFLOP/s = min { AI * Peak GB/s

AI (Arithmetic Intensity) = FLOPs / Bytes (as presented to DRAM)



Arithmetic Intensity

- Measure of data locality (data reuse)
- Ratio of <u>Total Flops</u> performed to <u>Total Bytes</u> moved
- For the DRAM Roofline...
 - Total Bytes to/from DRAM
 - \circ $\,$ Includes all cache and prefetcher effects $\,$
 - Can be very different from total loads/stores (bytes requested)
 - Equal to ratio of sustained GFLOP/s to sustained GB/s (time cancels)



(DRAM) Roofline Model

GFLOP/s = min { AI * Peak GB/s

AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)

- Plot Roofline bound using Arithmetic Intensity as the x-axis
- Log-log scale makes it easy to doodle, extrapolate performance along Moore's Law, etc...





(DRAM) Roofline Model

GFLOP/s = min { AI * Peak GB/s

AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)

- Plot Roofline bound using Arithmetic Intensity as the x-axis
- Log-log scale makes it easy to doodle, extrapolate performance along Moore's Law, etc...



'Machine Balance'



(DRAM) Roofline Model

Peak GFLOP/s AI * Peak GB/s GFLOP/s = min

AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)

Roofline tessellates this 2D view of performance into 5 regions...



Transition @ AI == Peak GFLOP/s / Peak GB/s == 'Machine Balance'



- Typical machine balance is 5-10
 FLOPs per byte...
 - o 40-80 FLOPs per double to exploit compute capability
 - Artifact of technology and money
 - o Unlikely to improve

Consider STREAM Triad...

#pragma omp parallel for for(i=0;i<N;i++){ Z[i] = X[i] + alpha*Y[i]; }

- 2 FLOPs per iteration
- Transfer 24 bytes per iteration (read X[i], Y[i], write Z[i])
- AI = 0.083 FLOPs per byte == Memory bound





Conversely, 7-point constant coefficient stencil...



<pre>#pragma omp parallel for</pre>
<pre>for(k=1;k<dim+1;k++){< pre=""></dim+1;k++){<></pre>
<pre>for(j=1;j<dim+1;j++){< pre=""></dim+1;j++){<></pre>
<pre>for(i=1;i<dim+1;i++){< pre=""></dim+1;i++){<></pre>
new[k][j][i] = -6.0*old[k][j][i]
+ old[k][j][i-1]
+ old[k][j][i+1]
+ old[k][j-1][i]
+ old[k][j+1][i]
+ old[k-1][j][i]
+ old[k+1][j][i];
}}}



- Conversely, 7-point constant coefficient stencil...
 - o 7 FLOPs
 - o 8 memory references (7 reads, 1 store) per point
 - AI = 7 / (8*8) = 0.11 FLOPs per byte (measured at the L1)





- Conversely, 7-point constant coefficient stencil...
 - o 7 FLOPs
 - o 8 memory references (7 reads, 1 store) per point
 - Ideally, cache will filter all but 1 read and 1 write per point







- Conversely, 7-point constant coefficient stencil...
 - o 7 FLOPs
 - o 8 memory references (7 reads, 1 store) per point
 - o Ideally, cache will filter all but 1 read and 1 write per point
 - 7 / (8+8) = 0.44 FLOPs per byte (DRAM)

<pre>#pragma omp parallel for for(k=1:k=dim=1:k=1){</pre>
$\{V_{k} \in V_{k} \in V_{$
for(j=1;j <dim+1;j++){< td=""></dim+1;j++){<>
<pre>for(i=1;i<dim+1;i++){< pre=""></dim+1;i++){<></pre>
new[k][j][i] = -6.0*old[k][j][i]
+ old[k][j][i-1]
+ old[k][j][i+1]
+ old[k][j-1][i]
+ old[k][j+1][i]
+ old[k-1][j][i]
+ old[k+1][j][i];
}}}

	Com	p
P	erfect	C
¢	ţ	
HBI		





- Conversely, 7-point constant coefficient stencil...
 - 7 FLOPs Ο
 - 8 memory references (7 reads, 1 store) per point Ο
 - Ideally, cache will filter all but 1 read and 1 write per point Ο
 - 7 / (8+8) = 0.44 FLOPs per byte (DRAM) \succ

== memory bound, but 5x the FLOP rate as TRIAD

#pragma omp parallel for
<pre>for(k=1;k<dim+1;k++){< pre=""></dim+1;k++){<></pre>
<pre>for(j=1;j<dim+1;j++){< pre=""></dim+1;j++){<></pre>
<pre>for(i=1;i<dim+1;i++){< pre=""></dim+1;i++){<></pre>
new[k][j][i] = -6.0*old[k][j][i]
+ old[k][j][i-1]
+ old[k][j][i+1]
+ old[k][j-1][i]
+ old[k][j+1][i]
+ old[k-1][j][i]
+ old[k+1][j][i];
}}}



Peak GFLOP/s GFLOP/s ≤ AI * HBM GB/s

7-point Stencil



 Think back to our mix of loop nests...





 We can sort kernels by arithmetic intensity...





- We can sort kernels by arithmetic intensity...
- ... and compare performance relative to machine capabilities





Kernels near the roofline are making good use of computational resources



50% of Peak



- Kernels near the roofline are making good use of computational resources
 - kernels can have <u>low performance</u> (GFLOP/s), but make good use (%STREAM) of a machine



50% of Peak



- Kernels near the roofline are making good use of computational resources
 - kernels can have low performance (GFLOP/s), but make good use (%STREAM) of a machine
 - kernels can have high performance (GFLOP/s), but still make poor use of a machine (%peak)





Roofline is made of two components

Machine Model

- Lines defined by peak GB/s and GF/s Ο (**Benchmarking**)
- Unique to each architecture Ο
- Common to all apps on that architecture Ο





Roofline is made of two components

Machine Model

- Lines defined by peak GB/s and GF/s Ο (**Benchmarking**)
- Unique to each architecture Ο
- Common to all apps on that architecture Ο

Application Characteristics

- Dots defined by application GFLOP's and Ο GB's (Application Instrumentation)
- Unique to each application Ο
- Unique to each architecture Ο





General Performance Optimization Strategy

Get to the Roofline





General Performance Optimization Strategy

- Get to the Roofline
- Increase Arithmetic Intensity when bandwidth-limited
 - Reducing data movement (denominator) increases AI
 - Spatial locality, cache blocking, data structures, data types, etc...





How can performance ever be below the Roofline?






How can performance be below the Roofline?

- Kernels (dots) are misplaced... Wrong #FLOPs or wrong #Bytes Broken HW/SW performance counters 0
- Lines are misplaced... Peak HBM and FLOP/s are wrong Use empirical approaches to model construction Ο • Assumptions on load balance
- Missing lines...

There are bounds other than DRAM and **FLOPs**

- Insufficient cache bandwidth + locality
- Didn't use FMA / Vectors / Tensors / ... \bigcirc
- Too many non-FP instructions Ο
- etc... \bigcirc







Below the Roofine? **Model or Application Instrumentation**





Machine Characterization

- Theoretical performance (specs) can be highly optimistic...
 - DRAM pin bandwidth vs. sustained Ο
 - TurboMode / Underclocking 0
 - compiler failing on high-AI loops. Ο
- Need empirical performance data
- LBL developed the Empirical Roofline Toolkit (ERT)...
 - Characterize CPU/GPU systems Ο
 - Peak Flop rates Ο
 - Bandwidths for each level of memory Ο
 - **MPI+OpenMP/CUDA == multiple GPUs** 0



GFLOPs / sec





Theoretical vs. Empirical

Theoretical Roofline:

- Pin bandwidth Ο
- FPUs * GHz Ο
- 1 C++ FLOP = 1 ISA FLOPΟ
- Data movement = Compulsory Misses Ο



Theoretical GFLOP/s



Theoretical vs. Empirical (Machine)

Theoretical Roofline:

- o Pin bandwidth
- FPUs * GHz
- 1 C++ FLOP = 1 ISA FLOP
- Data movement = Compulsory Misses

Empirical Roofline:

- Measured bandwidth
- Measured Peak FLOP/s





Theoretical vs. Empirical (Application FLOPs)

Theoretical Roofline:

- Pin bandwidth \bigcirc
- FPUs * GHz \bigcirc
- 1 C++ FLOP = 1 ISA FLOP \bigcirc
- Data movement = Compulsory Misses Ο
- **Empirical Roofline**:
 - Measured bandwidth \bigcirc
 - Measured Peak FLOP/s \bigcirc
 - 1 C++ FLOP >= 1 ISA FLOP (e.g. divide)Ο





Empirical **GFLOP**/s Al using

empirical FLOPs



Theoretical vs. Empirical (Application Bytes)

Theoretical Roofline:

- Pin bandwidth \bigcirc
- FPUs * GHz \bigcirc
- 1 C++ FLOP = 1 ISA FLOP \bigcirc
- Data movement = Compulsory Misses Ο
- **Empirical Roofline**:
 - Measured bandwidth \bigcirc
 - Measured Peak FLOP/s \bigcirc
 - 1 C++ FLOP >= 1 ISA FLOP (e.g. divide)Ο
 - Measured data movement (cache effects) Ο
 - **True Arithmetic Intensity can be higher** or lower than expected





Empirical

GFLOP/s

Frue AI using empirical FLOPs & empirical Bytes



Below the Roofine? Memory Hierarchy and Cache Bottlenecks







- Processors have multiple levels of memory/cache
 - \circ Registers
 - o L1, L2, L3 cache
 - HBM/HBM (KNL/GPU device memory)
 - DDR (main memory)
 - NVRAM (non-volatile memory)





46

Memory Hierarchy

 Processors have different bandwidths for each level





- Processors have different bandwidths for each level
 - o different machine balances for each level





- Processors have different bandwidths for each level
 - different machine balances for each level \bigcirc
- Applications have locality in each level
 - different data movements for each level Ο





- Processors have different bandwidths for each level
 - \circ $\,$ different machine balances for each level
- Applications have locality in each level
 - \circ different data movements for each level
 - o different arithmetic intensity for each level



Arithmetic Intensity

GFLOPs L1 GB GFLOPs L2 GB GFLOPs L3 GB GFLOPs DRAM GB



For each additional level of the memory hierarchy, we can add another term to our model...

 AI_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



For each additional level of the memory hierarchy, we can add another term to our model...



 AI_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



For each additional level of the memory hierarchy, we can add another term to our model...



Al_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



- Plot equation in a single figure...
 - "Hierarchical Roofline" Model 0





- Plot equation in a single figure...
 - "Hierarchical Roofline" Model Ο
 - Bandwidth ceiling (diagonal line) for each Ο level of memory





- Plot equation in a single figure...
 - "Hierarchical Roofline" Model Ο
 - Bandwidth ceiling (diagonal line) for each Ο level of memory
 - Arithmetic Intensity (dot) for each level of Ο memory





- Plot equation in a single figure...
 - "Hierarchical Roofline" Model \bigcirc
 - Bandwidth ceiling (diagonal line) for each Ο level of memory
 - Arithmetic Intensity (dot) for each level of Ο memory
 - performance is ultimately the minimum of these bounds





- Plot equation in a single figure...
 - "Hierarchical Roofline" Model \bigcirc
 - Bandwidth ceiling (diagonal line) for each Ο level of memory
 - Arithmetic Intensity (dot) for each level of Ο memory
 - performance is ultimately the minimum of these bounds
- If L2 bound, we see DRAM dot well below DRAM ceiling





Widely separated Arithmetic Intensities indicate high reuse in the cache



Arithmetic Intensity (FLOP:Byte)



- Widely separated Arithmetic Intensities indicate high reuse in the cache
- Similar Arithmetic Intensities indicate effectively no cache reuse (== streaming)
- Same concepts on GPUs



Arithmetic Intensity (FLOP:Byte)





Below the Roofine? FMA, Vectorization, Tensor Cores







Return of CISC

- Vectors have their limits (finite DLP, register file energy scales with VL, etc...)
- Death of Moore's Law is reinvigorating Complex Instruction Set Computing (CISC)
- Modern CPUs and GPUs are increasingly reliant on special (fused) instructions that perform multiple operations (fuse common instruction sequences)...
 - FMA (Fused Multiply Add): z=a*x+y ...*z*,*x*,*y* are vectors or scalars Ο
 - 4FMA (Quad FMA): z=A*x+z ... A is a FP32 matrix; x,z are vectors Ο
 - WMMA (Tensor Core): Z=AB+C ...A, B are FP16 matrices; Z, C are FP32 Ο
- > If instructions are a mix or scalar (predicated), vector, and matrix operations, performance is now a weighted average of them.





Return of CISC

- Consider NVIDIA Volta GPU...
 ~100 TFLOPs for FP16 Tensor
 15 TFLOPS for FP32 FMA
 - \circ 7.5 TFLOPs for FP32 Add
- DL applications mix Tensor, FP16, and FP32
- DL performance may be well below nominal Tensor Core peak





Return of CISC

- Consider NVIDIA Volta GPU…
 - ~100 TFLOPs for FP16 Tensor
 - \circ $\,$ 15 TFLOPS for FP32 FMA $\,$
 - \circ $\,$ 7.5 TFLOPs for FP32 Add $\,$
- DL applications mix Tensor, FP16, and FP32
- DL performance may be well below nominal Tensor Core peak
- The actual mix of instructions introduces an <u>effective ceiling</u> on performance...





Below the Roofline? FPU Starvation

ERKFL

.....

.EY LAB

E BERKELEY NATIONAL LABORATORY





- Processors have finite instruction fetch/decode/issue bandwidth
- Moreover, the number of FP units dictates the FP issue rate required to hit peak
- Ratio of these two rates is the minimum FP instruction fraction required to hit peak



- Consider...
 - 4-issue superscalar Ο
 - 2 FP data paths Ο
 - >50% of the instructions must be FP to have any chance at peak performance





Peak GFLOP/s ≥50% FP 25% FP (75% int) 12% FP (88% int)

Conversely,

- Keeping 2 FP data paths, Ο
- but downscaling to 2-issue superscalar Ο
- 100% of the instructions must be FP to get peak performance





Conversely,

- Keeping 2 FP data paths,
- \circ but downscaling to 2-issue superscalar
- > 100% of the instructions must be FP to get peak performance





Conversely,

- Keeping 2 FP data paths,
- \circ but downscaling to 2-issue superscalar
- 100% of the instructions must be FP to get peak performance
- Codes that would have been memorybound are now decode/issue-bound.





Instruction Roofine Model When FLOP/s aren't what's important

Nan Ding, Samuel Williams, "An Instruction Roofline Model for GPUs", Performance Modeling, Benchmarking, and Simulation (PMBS), November, 2019





How do we go beyond the FLOP Roofline?

- Think about classifying applications by instruction mix...
 - Heavy floating-point (rare in DOE) Ο
 - Mix of integer and floating-point Ο
 - Integer-only (e.g. bioinformatics, graphs, etc...) Ο
 - Mixed precision Ο

• FLOP/s \rightarrow IntOP/s \rightarrow FLOP/s+IntOP/s

- Adopted by Intel Advisor
- Useful when wanting to understand 'performance' rather than bottlenecks Ο
- Instruction Fetch/Decode/Issue bottlenecks? \bigcirc
- **Functional Unit Bottlenecks?** \bigcirc
- Need instruction Roofline Model





FLOP Roofline \rightarrow **VUOP** Roofline

- On SIMD machines, one might consider vuop/s instead of flop/s...
- ✓ vuop/s (scalar + vector) can easily be mapped to vector unit utilization ✓ 100% vector unit utilization can bottleneck performance ✓ Performance counters give vuop/s and not flop/s X 100% vector unit utilization does not imply 100% of peak (FMA, scalar) vs. vector)


FLOP Roofline

- With performance counters alone, its hard to deduce why performance is well-below the FLOP Roofline.
 - VL? 0
 - Precision? \bigcirc
 - FMA? Ο
 - Masks? \bigcirc
 - Non-FP vector instructions \bigcirc
- Moreover, one might conclude a code is memory bound when in reality is compute-bound



(Flop:DRAM bytes)



VUOP Roofline

In a VUOP Roofline

- machine peak (VUOP/s) is lower Ο
- machine balance (VUOP:Byte) is lower \bigcirc
- FLOP/s can be low, but VUOP/s can be high (and in the compute-bound regime)
- Could be used to understand FMA, vectorization, and mixed precision
- > Requires both performance counters (instructions, FLOPs by precision,) as well as dynamic code analysis (masks, VL, etc...)





NVIDIA GPU Instruction Roofline

- Instructions/second? Instructions per Byte?
- What is an 'Instruction' on a GPU?
 - Thread-level hides issue limits? \bigcirc
 - Warp-level hides predication effects? Ο
 - Scale non-predicated threads down by the warp size (divide by 32) Ο
 - Show warp instructions per second Ο
 - Break instructions into subclasses (integer, FP32, FP64, LDST, WMMA)
- Naively, one would think instruction intensity should use 'bytes' Matches well to existing Roofline; works with well-known bandwidths 0
- GPUs access memory using 'transactions'
 - 32B for global/local/L2/HBM
 - 128B for shared memory Ο
 - "Instructions/Transaction" preserves traditional Roofline, but enables a new way of understanding memory access





Instruction Roofline











Instruction Roofline





Instruction Roofline on GPUs



As the natural quanta for GPU memory access is a "transaction"....

Instruction Intensity









Instruction Roofline on GPUs







Instruction Intensity (Instruction:Transaction)

Instructions / Transactions (to/from level "x")



Instruction Roofline on NVIDIA GPUs

Instruction Intensity (II)

- (Warp or equivalent) Instructions / Transaction Ο
- Refine into L1 (global+local+shared), L2, HBM Instruction Intensities Ο
- Further refine based on instruction type (LDST instructions / global transaction) Ο

Peak Performance and Peak Bandwidths

Instruction: Ο

- 80 SMs * 4 warps * 1.53GHz ~ 490 GIPS (warp-level) 0
- Use ERT for memory (convert from GB/s) Ο
 - L1: 80 SMs * 4 transactions/cycle * 1.53 GHz ~ 490 GTXN/s Ο
 - L2: 94 GTXN/s (empirical) 0
 - HBM: 26 GTXN/s (empirical) 0





Efficiency of Global Memory Access

- (Global)LDST Instruction Intensity has a special meaning / use...
 - **Global LDST instructions / Global transactions** \bigcirc
 - Numerator lower than nominal II \bigcirc
 - Denominator can be lower than nominal L1 II (no local or shared transactions) Ο
- Denotes efficiency of memory access
- 3 "Walls" of interest:
 - ≥1 transaction per LDST instruction Ο (all threads access same location)
 - ≤32 transactions per LDST instruction Ο (gather/scatter or stride>=128B)
 - Unit Stride: 1 LDST per 8 transactions Ο (double precision)





Efficiency of Shared Memory Access

- (Shared)LDST Instruction Intensity also has a special meaning / use
 - Shared LDST instructions / Shared transactions \bigcirc
 - It is similarly loosely related to nominal II Ο
- Can be used to infer the number of bank conflicts
- 2 "Walls" of interest:
 - Minimum of 1 transaction per shared Ο LDST instruction (*no bank conflicts*)
 - Maximum of 32 transactions per Ο shared LDST instruction (all threads access different lines in the same bank)



BERKELEY

Instruction Roofline for Smith-Waterman

- Integer-only Alignment code on NVIDIA GPU
- No predication effects, but inefficient global memory access



Nan Ding, Samuel Williams, "An Instruction Roofline Model for GPUs". PMBS. November. 2019.



BERKELEY LAB

Instruction Roofline for Matrix Transpose



Nan Ding, Samuel Williams, "An Instruction Roofline Model for GPUs". PMBS. November. 2019.

84



Shared Memory Efficiency

not used





Other Uses of Instruction Roofline

Predication

- Individual threads can mask out execution when in branch-not-taken Ο
- 16 FLOPs/SM/cycle... 1 FP warp every 2 cycles Ο

1 FP warp every cycle with half threads predicated

Use performance metrics to plot both warp GIPS and non-predicated threads (scaled by 32) Ο

- FMA, Tensor Cores, Mixed Precision, …
 - Rather than counting FLOPs, count **instructions** Ο
 - Can differentiate total instruction issue bandwidth from functional unit utilization (FP32, FP64) \bigcirc
 - n.b., some GIPS should be summed (FP16+FP32) while others are have dedicated pipelines Ο (FP64, TC)



Instruction Roofline Takeaway

Traditional Roofline

- Tells us about performance (floating-point)
- Use of FMA, SIMD, vectors, tensors has no affect on intensity, but may <u>increase</u> performance...
- Presence of integer instructions has no affect on intensity, but may decrease performance
- Reducing precision (64b, 32b, 16b) increases arithmetic intensity

Instruction Roofline

- Tells us about bottlenecks *(issue and memory)*
- Use of FMA, SIMD, vectors, tensors decreases intensity and may decrease "performance"
- Presence of integer instructions increases intensity and might increase performance.
- Reducing precision has no affect on intensity

Memory Walls

- (memory access)

- LDST instructions)

Tells us about efficiency

Intensity based on LDST instructions and transactions

Predication could affect intensity (could have zero transactions for a LDST instruction, but not all

Reducing precision shifts intensity, and the unit-stride wall



Roofline Scaling Trajectories





Roofline Scaling Trajectories

- We often plot performance as a function of thread concurrency
 - Carries no insight or analysis Ο
 - Provides no actionable information. Ο





Roofline Scaling Trajectories

- We often plot performance as a function of thread concurrency
 - Carries no insight or analysis Ο
 - Provides no actionable information. \bigcirc
- Use Roofline to analyze thread (or process) scalability
 - 2D scatter plot of performance as a Ο function of intensity and concurrency
 - Identify loss in performance due to Ο increased cache pressure (data movement)



Khaled Ibrahim, Samuel Williams, Leonid Oliker, "Roofline Scaling Trajectories: A Method for Parallel Application and Architectural Performance Analysis", HPBench, July 2018.

roofline summary sp lbl



Roofline Scaling Trajectories

Insights from NPB

- Intensity (data movement) varies with concurrency and problem size
- Large problems (green and red) move more data per thread, and exhaust cache capacity
- $\circ \quad \mbox{Falling Intensity} \rightarrow \mbox{hit the bandwidth} \\ \mbox{ceiling quickly and degrade.}$
- Useful for understanding locality/BW contention induced scaling bottlenecks



roofline_summary_sp_lbl



Roofline Scaling Trajectories on GPUs

- More Recently applied to GPUs (SM scaling)
- Allows comparisons of programming models (OpenACC vs. CUDA)
- Strong differences in scalability and performance per thread(block).











Roofline Recap

Roofline bounds performance as a function of Arithmetic Intensity

- Horizontal Lines = Compute Ceilings
- Diagonal Lines = Bandwidth Ceilings
- Bandwidth ceilings are Ο parallel on log-log scale
- bles equally > Collectively, ceilings define an upper limit on sher accelera performance

Arithmetic Intensity

- Unique for each loop nest Ο
- Unique for each level of Ο memory
- Total FLOPs / Total Bytes \bigcirc
- Includes <u>all</u> cache effects Ο
- Different on every Ο architecture
- Measure of a loop's temporal locality

Plotting loops on the Roofline

- Ο level of memory
- (e.g. GFLOP/s)

93

Each loop has one dot per x-coordinate = arithmetic intensity at that level y-coordinate = performance biated **indicative of a** berformance bound Position of dots relative to ther is indicative of cache locality



What is Roofline used for?

- Understand performance differences between Architectures, Programming Models, implementations, etc...
 - Why do some Architectures/Implementations move more data than others? Ο
 - Why do some compilers outperform others? Ο
- Predict performance on future machines / architectures
 - Set realistic performance expectations 0
 - Drive for HW/SW Co-Design Ο
- Identify performance bottlenecks & motivate software optimizations
- Determine when we're done optimizing code
 - Assess performance relative to machine capabilities Ο
 - Track progress towards optimality Ο
 - Motivate need for algorithmic changes Ο





Roofline Model defines the basic concepts and equations.

Roofline Model (Theory)







 System Characterization defines the shape of the Roofline (peak bandwidths and FLOP/s)



<section-header><section-header><section-header>





- **Application Characterization** determines...
 - Intensity and Performance of each loop Ο
 - Position of any implicit ceilings Ο











Visualization tools combine all data together and provide analytical capability











Rest of Tutorial...

- Charlene will demonstrate how to construct and use Roofline model on an NVIDIA GPU
 - o GPU benchmarking
 - \circ application characterization







Rest of Tutorial...

- Charlene will demonstrate how to construct and use Roofline model on an NVIDIA GPU
 - o GPU benchmarking
 - application characterization
- Max will demonstrate how Nsight Compute now automates Roofline
 - o GPU benchmarking
 - o application characterization
 - Visualization
- You will use Roofline in Nsight Compute to analyze your apps.



















Performance Extrapolations





Setting Realistic Expectations...

- Consider 3 kernels (A,B,C)
 - kernels A and B are bound by memory bandwidth
 - kernel C is bound by peak FLOP/s





Setting Realistic Expectations...

- Imagine you want to run on a machine with twice the peak FLOPs...
 - kernel C's performance could double
 - X kernels A and B will be no faster





Setting Realistic Expectations...

- What if that machine also doubled memory bandwidth...
 - kernel A and B's performance could also double



