A Message-Driven, Multi-GPU Parallel Sparse Triangular Solver

Nan Ding† Yang Liu ‡ Samuel Williams † Xiaoye S. Li ‡

Abstract

Sparse triangular solve is used in conjunction with Sparse LU for solving sparse linear systems, either as a direct solver or as a preconditioner. As GPUs have become a first-class compute citizen, designing an efficient and scalable SpTRSV on multi-GPU HPC systems is imperative. In this paper, we leverage the advantage of GPU-initiated data transfers of NVSHMEM to implement and evaluate a Multi-GPU SpTRSV. We create a novel producer-consumer paradigm to manage the computation and communication in SpTRSV and implement it using two CUDA streams. Our multi-GPU SpTRSV implementation using CUDA streams achieves a 3.7× speedup when using twelve GPUs (two nodes) relative to our implementation on a single GPU, and up to 6.1× compared to cusparse_csrsv2() over the range of one to eighteen GPUs. To further explain the observed performance and explore the key features of matrices to estimate the potential performance benefits when using multi-GPU, we extend the critical path model of SpTRSV to GPUs. We demonstrate the ability of our performance model to understand various aspects of performance and performance bottlenecks on multi-GPU and motivate code optimizations.

1 Introduction

Over the last decade, accelerated computing architectures have become more and more popular in modern HPC systems. A total of 147 systems on the 2020 TOP500 list are using accelerators [1], of which, 110 systems use NVIDIA Volta chips [2]. Concurrently, sparse triangular solve (SpTRSV) is considered an indispensable task in a wide range of applications from numerical simulation [3] to machine learning [4]. Designing an efficient and scalable sparse triangular solver (SpTRSV) on modern multi-GPU HPC systems is imperative but challenging. In recent years, substantial efforts have focused on single GPU SpTRSV [5, 6]. However, with more scientific insights derived from computation, the demand for ever finer-resolution problems calls for SpTRSV to exploit ever larger scales of parallelism. Unfortunately, given the slow pace in HBM memory capacity scaling, one cannot guarantee the problem can always fit into a single GPU’s memory.

In this paper, we implement and evaluate a multi-GPU SpTRSV. We leverage NVSHMEM [7] to perform direct GPU-GPU communication. NVSHMEM is a parallel programming interface based on OpenSHMEM [8] that provides efficient and scalable (one-sided) communication for NVIDIA GPU clusters. The advantages of using NVSHMEM is that it uses GPU-initiated data transfers. This allows users to perform both computations and communications in one CUDA kernel instead of transferring data between the CPU and the GPU. Unfortunately, NVSHMEM also has a major limitation. It limits the number of thread blocks that can be concurrently scheduled on one V100 GPU to 80 to avoid potential deadlocks when using point-to-point synchronization in the CUDA kernel. Nominally, such a limitation would significantly restrict SpTRSV concurrency.

To overcome the concurrency limitation of NVSHMEM, we propose a coupled producer-consumer parallelism using CUDA streams. CUDA streams are often used to overlap computation and communication for the simple producer-consumer style of parallelism such as stencils where one stream performs all computations and the other stream handles communication [9]. Although a simple CUDA stream synchronize might suffice for stencils, SpTRSV has a more complex producer-consumer relationship — the producer (sender) and the consumer (receiver) can swap roles in turn to dispatch new work (message). We use two CUDA streams to handle this complex coupled producer-consumer parallelism. The advantages of using CUDA streams include not only the mitigation of the NVSHMEM concurrency limitations but also the ability to overlap the communication between the CPU and the GPU to further increase performance.
limitation, but also enabling the overlap of communication and computation.

Aligned with the advances in hardware and communication paradigms, performance modeling of SpTRSV is critical to assess potential performance gains in terms of machine capability. Modeling SpTRSV depends heavily on the structure of a given matrix and the underlying architecture. Whereas the Roofline model [10, 11] can effectively bound performance and identify bottlenecks for well-structured, load-balanced codes, it can only provide a very loose bound on performance for codes like SpTRSV. To that end, a SpTRSV performance model is proposed in work [12] for pure MPI implementations on CPUs. The model is based on the critical path analysis which follows the task dependency graph of the sparse matrix using the well-known level-set method [13, 14] with a breadth-first search [15].

Process decomposition is also considered into the critical path analysis. The computations and communications in each MPI process are serialized. Therefore, it lacks concurrency in each process (GPU), including concurrent messaging and computation from the thread blocks in one GPU (corresponding to one MPI process in [12]). Ultimately, the contributions in this paper include: (1) Develop a method of coupled producer-consumer parallelism using CUDA streams which overcomes the concurrency limitation of NVSHMEM, and overlap the communications and computations, (2) Implement a multi-GPU (both intra- and inter-node) SpTRSV using coupled CUDA streams which achieves a 3.7× speedup when using twelve GPUs (two nodes) compared to the single GPU implementation on Summit, and (3) Extend our SpTRSV performance model for GPUs that enables insights into various aspects of performance and performance bottlenecks on multiple GPUs.

2 Distributed-memory Parallel Sparse Triangular Solve

SpTRSV computes a solution vector \( x \) for a \( n \times n \) linear system \( Lx = b \) where \( L \) is a lower triangular matrix, and \( b \) is a \( n \times k \) right-hand side (RHS) matrix or vector \((k = 1)\). For a sparse matrix \( L \), the computation of \( x_i \) needs some or all of the previous solution rows \( x_j \), \( j < i \), depending on the sparsity pattern of the \( i \)th row of \( L \). This computation dependency can be precisely expressed by a DAG. We use a supernodal DAG [16] formulation. For a lower triangular matrix \( L \), a supernode is a set of consecutive columns of \( L \) with the triangular block just below the diagonal being full, and the same nonzero structure below the triangular block. After a supernode partition is obtained along the columns of \( L \), we apply the same partition row-wise to obtain a 2D block partitioning. The nonzero block pattern defines the supernodal DAG. We assume \( b(K) \) and \( x(K) \) represent the subvector associated with supernode \( K \). \( L(I, K) \) denotes the nonzero submatrix corresponding to supernodes \( I \) and \( K \). Thus, the solution of subvector \( x(K) \) can be computed as Eq. (2.1).

\[
(2.1) \quad x(K) = L(K, K)^{-1}\left(b(K) - \sum_{I=1}^{K-1} L(K, I) \cdot x(I)\right)
\]

The distributed-memory SpTRSV [12] partitions the matrix \( L \) among multiple processes using a 2D block cyclic layout. Each process is in charge of a subset of solution subvectors \( x(K) \). The solution of these subvectors and partial summation results require communication. Figure 1 describes the data flow of a sparse triangular solve using a 2×2 process decomposition. Processes assigned to the diagonal blocks, called diagonal processes, compute the corresponding blocks of \( x \).

In the process decomposition of Figure 1 processes \( \{0, 4, 8\} \) are the diagonal processes. Within one block column, the process owning \( x(I) \) sends \( x(I) \) to the process of \( L(K, I) \) as No. 1 in Figure 1. After receiving the required \( x(I) \) subvector, each process computes its local summation. Within one row, the local sums are sent to the diagonal process which will perform the inversion (No. 2 in Figure 1). In this case, process 0 is the producer, and process 6 is the consumer in the first block column. However, process 6 reverts to being the producer in the fifth block row. An asynchronous binary tree [17] is used to perform the column broadcast and row reduction, while a one-sided MPI_Put is used to reduce the communication latency. Each message contains the data and a checksum payload. The checksum payload is used by receivers to check completion. The binary tree is built in the setup phase that is executed once for multiple solves. A broadcast tree per supernode column \( K \) is built for the processes participating in the column broadcast. Similarly, one reduction tree is built per supernode row \( I \) within the processes participating in the row reduction. Note that each process in a tree need only keep track of its parent and children.

3 Benefits and Challenges of NVSHMEM

NVSHMEM is a parallel programming interface based on OpenSHMEM that provides efficient and scalable communication (one-sided) for NVIDIA GPU clusters. The advantages of using NVSHMEM for multi-GPU programming is that it uses GPU-initiated data

---

Footnotes:

1. We use lower triangular matrix to formulate the problem in the paper. Note that the proposed methodology can be easily ported to solve an upper triangular system \( Ux = b \).
transfers. This feature allows programmers to execute both computations and communications in one CUDA kernel in lieu of initiating communication from the CPU.

Some numerical methods have a relatively simple communication pattern, such as stencils, which adhere to the Bulk Synchronous Parallel (BSP) model [18]. Inter-processor communications follow the discipline of strict barrier synchronization. As such, communication models like MPI and its CUDA-aware variant [19] can satisfy the requirements of those applications. Conversely, DAG-like computations, like SpTRSV, have a more complex communication pattern. Point-to-point communications can happen at any time between any two processes (depending on the sparsity pattern and the process decomposition) with no strict barrier synchronization. Therefore, the GPU-initiated communication nature of NVSHMEM provides a big advantage over other communication paradigms.

One challenge when using one-sided communication is how to notify receivers that the data has completely arrived. NVSHMEM provides signaling operations and point-to-point synchronization operations. These operations relieve users of the burden of implementing their own data synchronization. However, it also brings one limitation. When using synchronizations in the CUDA kernel, the number of thread blocks that can be launched on one V100 GPU is limited to 80 (the number of SMs) to avoid potential deadlocks. This is an inherent limitation of the NVSHMEM+CUDA+NVIDIA GPU environment, and can significantly restrict the concurrency in SpTRSV.

To overcome the limitation of 80 thread blocks, we propose a coupled producer-consumer parallelism using CUDA streams. We use two streams to execute two kernels concurrently. One kernel, named WAIT in stream[0], handles NVSHMEM point-to-point synchronizations. It is launched using nvshmemx_collective_launch() with a number of thread blocks less than 80 (to ensure the GPU is not fully occupied). The other kernel, named SOLVE in stream[1], is responsible for computation and sending data/notification. It is launched after the WAIT kernel as a normal CUDA kernel thereby maximizing concurrency. We use a bit scalar (flagw, Algorithm 1 line 3) to control the launch order of the two kernels. The WAIT kernel is launched first, and sets the scalar to True. The SOLVE kernel is not launched until flagw == True.

### 4 Multi-GPU SpTRSV using CUDA Streams.

Algorithm 1 details our design for our multi-GPU SpTRSV, and the variables are listed in Table 1. We bind one process to one GPU so that each GPU (corresponding to a process in Section 2) is in charge of a subset of solution subvectors x(K).

Let us assume that a lower triangular matrix L(n, n) has N supernodes in total, N_g supernode columns per GPU, and N_r supernode rows per GPU. We launch N_g + 2 thread blocks per GPU for the matrix L, where two thread blocks are for the WAIT kernel, and N_g thread blocks are used by the SOLVE kernel. The SOLVE kernel uses those N_g thread blocks to perform the requisite TRSV (Triangular Solve Matrix-Vector, diagonal blocks) and GEMV (General Matrix-Vector Multiplications, off-diagonal blocks) computations, broadcasts x subvector, notifies the consumers.

We perform row reductions in both kernels whenever the data dependency (fmod(I) == 0, line 21 and 49) is met. A counter fmod(I) is computed per supernode row r to record the number of local inner-products and non-local messages for their contribution to lsum(I). The number of local updates equals the number of blocks in row I one process owns, while the number of non-local updates is always no more than two (two children in the binary reduction tree).

In the pre-processing phase, we compute two masks \( M_c \) and \( M_r \) (line 2 for every GPU (process). A mask is a bit vector encoding a bit for each block column (\( M_c \), size of \( N_g \)) or two bits of each block row (\( M_r \), size of \( 2 \times N_r \)). According to the communication binary tree, one parent broadcast x subvector to two children at most. That is, one thread block waits for at most one message in each block column broadcast. In each row reduction, two (or one) children send its local summation (lsum) to their parent. Each thread block waits for at most two messages in a row reduction. The mask of a block column \( i \), \( M_c[i]\) (or row \( j \), \( M_r[j * 2]\) and \( Mr[j * 2 + 1]\)) represents whether block column \( i \) (or row \( j \)) needs communication or not. Thus, columns (or rows) that do not expect messages are masked. Each thread in the WAIT kernel has its own entry of the two masks.
Algorithm 1 Multi-GPU SpTRSV using two streams (variable definitions are listed in Table 1)

1: procedure PRE-PROCESSING(on GPU)
2: 1: Compute $M_r$, $M_l$ for each GPU
3: 2: NVSHMEM launch WAIT, dimGrid(2), dimBlock(maxTH), stream[0]
4: 3: flag$_g$=0 \triangleright the bit scalar to control the launch order
5: 4: while(flag$_g$=1) \triangleright spin wait
6: 5: CUDA launch SOLVE, dimGrid($N_g$), dimBlock(16x16), stream[1]
7: end procedure

8: procedure SOLVE(on GPU, stream[1])
9: 9: $K=bid$ \triangleright one thread block handles one block column
10: if I am the diagonal process in charge of $K$ then
11: \hspace{1cm} while(flag[K]=0) \triangleright spin wait, called by thread 0
12: \hspace{2cm} $x(K) \leftarrow lsum(K)$
13: \hspace{2cm} $x(K)=L(K) \cdot x(K)$
14: \hspace{2cm} \triangleright parallelize TRSV over threads
15: else
16: \hspace{1cm} while(flag[K]=1) \triangleright spin wait, called by thread 0
17: \hspace{2cm} NVSHMEM SEND ready$_x(K)$ to my children’s ready$_x$ buffer \triangleright called by all threads
18: \hspace{2cm} for each $L(I,K)$, if $I > K$ do
19: \hspace{3cm} lsum(I) = lsum(I) + $L(I,K) \cdot$ ready$_x(K)$
20: \hspace{3cm} mod(I) = mod(I) - 1
21: \hspace{3cm} \triangleright parallelize L and GEMV over threads
22: \hspace{2cm} if mod(I) == 0 then
23: \hspace{3cm} NVSHMEM SEND ready$_x(lsum)$ to my parent’s ready$_x$ buffer \triangleright called by one thread
24: end if
25: end for
26: end if
27: end while
28: end procedure

29: procedure WAIT(on GPU, stream[0])
30: flag$_g$=1 \triangleright the bit scalar to control the launch order
31: if bid==0 then \triangleright handle block column broadcast
32: while expecting more tasks do
33: \hspace{1cm} idx=nvshmem_int_wait_until_any(flag$_x$, $M_r$)
34: \hspace{1cm} \triangleright $M_r$ is distributed across threads
35: \hspace{1cm} $M_r[idx]=1$ \triangleright message arrived in block block id $idx$
36: end while
37: end if
38: end if
39: end procedure

40: procedure SOLVE(on GPU, stream[0])
41: flag$_g$=0 \triangleright the bit scalar to control the launch order
42: if bid==0 then \triangleright handle block row reduction
43: while expecting more tasks do
44: \hspace{1cm} idx=nvshmem_int_wait_until_any(flag$_x$, $M_r$)
45: \hspace{1cm} \triangleright $M_r$ is distributed across threads
46: \hspace{1cm} $M_r[idx]=1$ \triangleright message arrived in block row $idx$
47: end if
48: end while
49: \hspace{1cm} if mod(I) == 0 then
50: \hspace{2cm} NVSHMEM SEND ready$_x(lsum)$ to my parent’s ready$_x$ buffer \triangleright called by one thread
51: end if
52: end if
53: end while
54: end if
55: end procedure

Table 1: Algorithm 1 References

<table>
<thead>
<tr>
<th>Descriptions</th>
<th>NV$_g$</th>
<th>$N_r$</th>
<th>$m$</th>
<th>maxTH</th>
</tr>
</thead>
<tbody>
<tr>
<td>number of thread blocks per GPU</td>
<td>SOLVE kernel</td>
<td>number of block rows per GPU</td>
<td>maximum size of an individual message</td>
<td>number of threads per block in WAT kernel</td>
</tr>
<tr>
<td>maxTH</td>
<td>cudaOccupancyMaxPotentialBlockSize</td>
<td>block column $K$</td>
<td>1D, cudaOccupancyMaxPotentialBlockSize</td>
<td></td>
</tr>
<tr>
<td>threadblock id</td>
<td>1D grid</td>
<td>block row I</td>
<td></td>
<td></td>
</tr>
<tr>
<td>nvshmem_double_put_nbi()</td>
<td>NVSHMEM buffer</td>
<td>nvshmem_double_put_nbi()</td>
<td></td>
<td></td>
</tr>
<tr>
<td>nvshmem_double_put_nbi()</td>
<td>call to NVSHMEM buffer</td>
<td>nvshmem_double_put_nbi()</td>
<td></td>
<td></td>
</tr>
<tr>
<td>nvshmem_fence()</td>
<td>NVSHMEM buffer</td>
<td>nvshmem_fence()</td>
<td></td>
<td></td>
</tr>
<tr>
<td>nvshmem_fence()</td>
<td>NVSHMEM buffer</td>
<td>nvshmem_fence()</td>
<td></td>
<td></td>
</tr>
<tr>
<td>nvshmem_wait_until_any()</td>
<td>NVSHMEM buffer</td>
<td>nvshmem_wait_until_any()</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The WAIT kernel in stream[0] (lines 26-53) uses nvshmem_wait_until_any to receive the data completion notification from the senders. We launch two thread blocks with maxTH threads in each thread block. Here maxTH is the maximum block size returned by cudaOccupancyMaxPotentialBlockSize. The first thread block is used for column broadcasts while the second is used for row reductions. Consider the thread block used for block column broadcasts (line 28-53), recall that we have calculated a mask vector $M_r$ in the pre-processing phase. Here we distribute this mask among the threads in this thread block, and let each thread wait for a sub-
set of all the block columns. Figure 2 describes the mask distribution among threads. Assuming we have a mask of length 17 (i.e., \(N_g = 17\)), and one thread block is launched for column broadcast, with five threads in it. \(mask[i] = 0\) means the GPU expects one message in block column \(i\), and \(1\) means that no message is needed. There are 10 messages in total, and we let each thread wait for two messages to balance the number of messages to be waited across the threads. \(flag_x\) is a bit vector including a bit for each column, and it is a NVSHMEM buffer which will be updated by other GPUs. While the mask \(M_c\) is a local buffer to manage the scope of waiting columns for each thread.

<table>
<thead>
<tr>
<th>(i)</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
</tr>
</thead>
<tbody>
<tr>
<td>mask</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Figure 2: Each thread (\(ti\)) in WAIT kernel has its own entry in mask. \(mask[i] = 0\) means block column \(i\) waits for one message. \(1\) means no message is needed.

In the row reduction (line 15), each block row has two bits in \(M_c\) and \(flag_x\) sum since one block row receives two messages at most. We initialize the two bits to zeros if one block row expects messages, and then distribute \(M_c\) across threads. Once received all required message, the corresponding thread will accumulate the local summation, and then send to its parent according to the binary reduction tree if the counter \(fmod(I)\) becomes zero. Recall that each block row receives two messages at most, and we initialize two bits to zeros no matter it expects one message or two messages. Now the question is how receivers know whether they have received all required messages. A counter \(cnt[I]\) (line 58) for each row \(I\) is computed when building communication trees on GPUs. Thus, block row \(I\) receives all required messages when the summation of the two bits in buffer \(flag_x\) equals to \(cnt[I]\).

In contrast to traditional bulk synchronous parallel GPU implementations, our multi-GPU SpTRSV design can be considered as a message-driven algorithm. If a received message is a subvector of \(x\), the GPU forwards the message according to the binary broadcast tree (line 16) before performing local accumulation. Otherwise if the message is \(lsum\), the GPU accumulates it to the local sum. Once the counter \(fmod\) becomes zero, the GPU has received all required messages and executed all its assigned GEMVs, then that GPU forwards the \(lsum\) according to the binary reduction tree.

Inter-Stream Communication: The two kernels in two streams need to interact with each other so that (1) the SOLVE kernel can execute GEMV when the expected \(x\) subvector is received, and (2) both kernels need to track the counter \(fmod\) in order to send the \(lsum\) in time.

Recalled that the WAIT kernel uses \(flag_x\) (column broadcast) to receive the notification from the senders. That buffer is located in GPU global memory. Therefore, the SOLVE kernel can access \(flag_x\) simultaneously in another stream as Figure 3 shows (corresponding to Algorithm 1 line 15). Thread blocks that need to receive messages in the SOLVE kernel keep reading the \(flag_x\) buffer until the corresponding location in that buffer is updated by the WAIT kernel.

The counter \(fmod\) is used to maintain the data dependency in a row reduction and is also located in GPU global memory so that the two kernels can access \(fmod\) concurrently. The SOLVE kernel atomically decrements \(fmod\) once it finishes the local inner-products. Meanwhile, the WAIT kernel also atomically decrements \(fmod\) once it receives non-local messages as visualized in Figure 3 (corresponding to Algorithm 1 lines 20 and 48). When \(fmod\) becomes zero, the corresponding thread, either the SOLVE kernel or the WAIT kernel, will send its local summation to its parent according to the binary reduction tree.

![Communication between two streams](image)

Figure 3: Communication between two streams. The two kernels use \(flag_x\) and \(fmod\) to maintain data dependencies.

Extensibility: Our work can be migrated to other GPU-accelerated architectures that support GPU-initiated one-sided communications, e.g., AMD GPUs with ROC_SHMEM [20] [21] which has a similar syntax to NVSHMEM.

5 SpTRSV Performance Model for GPUs

We extend the critical path model [12] to GPUs to explain the observed performance, and explore the key features of matrices to estimate the potential performance benefits when using multiple GPUs.

The model is based on the critical path analysis which follows the task dependency graph of the sparse matrix using the well-known level-set method [13] [14] with a breadth-first search [15]. We further extend this critical path model to GPUs by (1) refining the DAG nodes in each level according to messaging patterns, and
Algorithm 2 SpTRSV performance model for GPUs

Application Inputs:
$N_{\text{super}}$: number of supernodes
$w_i$: width of block $i$ (bytes)
$h_i$: height of block $i$ (bytes)

Architecture Inputs:
$bw_g$: peak memory bandwidth per GPU
$bw_p$: GPU-GPU data transfer bandwidth (bytes/GEMV/second)
$L_q$: GPU-GPU data transfer latency
$P$: number of GPUs (processes)
$\text{MAX}_{TB}$: Number of thread blocks per GPU that can achieve the peak memory bandwidth

Outputs:
$T_{\text{comp}}$: TRSV/GEMV time of GPU $p$
$T_{\text{comml}}$: GPU-GPU data transfer time of GPU $p$
$T_{\text{tot}}$: Total SpTRSV time

1: procedure MODELING
2: Analyze Critical path: find DAG levels and DAG nodes
3: Count $\text{out}_{\text{tpb}}$ (broadcast) of each DAG level $l$ for GPU $p$
4: Count $\text{out}_{\text{tpb}}$ (reduction) of each DAG level $l$ for GPU $p$
5: $bw_m = \frac{\text{byte}}{\text{second}}$ \text{memory bandwidth per thread block (bytes/second)}
6: if ($bw_m < 1.3 \text{ GB/s}$) $bw_m = 1.3 \text{ GB/s}$
7: if ($bw_m > 5.2 \text{ GB/s}$) $bw_m = 5.2 \text{ GB/s}$
8: for each DAG level $l$ do
9: $\text{mynodes}_i = 0$, $\text{mybytes}_i = 0$
10: for each DAG nodes $i$ do
11: $\text{mynodes}_i += 1$
12: $\text{mybytes}_i += 0$
13: if $\text{mynodes}_i >= \text{MAX}_{TB}$ then
14: $T_{\text{comp}} += \frac{\text{mybytes}_i}{bw_m}$ \text{compute time of level $l$ in GPU $p$}
15: $\text{mybytes}_i += 0$
16: $\text{mynodes}_i += 0$
17: end if
18: if $\text{mynodes}_i < \text{MAX}_{TB}$ & ends level $l$ then
19: if $\text{tune} = 1$ then
20: $bw_m = \frac{\text{byte}}{\text{second}}$
21: if ($bw_m < 1.3 \text{ GB/s}$) $bw_m = 1.3 \text{ GB/s}$
22: if ($bw_m > 5.2 \text{ GB/s}$) $bw_m = 5.2 \text{ GB/s}$
23: end if
24: $T_{\text{comp}} += \frac{\text{mybytes}_i}{bw_m}$
25: end if
26: end for
27: end for
28: for each DAG level $l$ do
29: for each supernode column $c$ in DAG level $l$ do
30: if $\text{out}_{\text{tpb}}[l] = 0$ then broadcast
31: $\text{out}_{\text{tpb}}[c] = \text{out}_{\text{tpb}}[c] > 2^{\log_2(\text{out}_{\text{tpb}}[c])}$
32: $\text{out}_{\text{tpb}}[c]$ \text{non-overlapped messages in column $c$ on level $l$ in GPU $p$}
33: $T_{\text{comp}}[l] += L_y + \text{out}_{\text{tpb}}[c] \cdot \frac{w_i}{bw_p}$
34: end if
35: end for
36: for each supernode row $r$ in DAG level $l$ do
37: if $\text{out}_{\text{tpb}}[r] = 0$ then broadcast
38: $\text{out}_{\text{tpb}}[r] = \text{out}_{\text{tpb}}[r] > 2^{\log_2(\text{out}_{\text{tpb}}[r])}$
39: $\text{out}_{\text{tpb}}[c]$ \text{non-overlapped messages of row $r$ on level $l$ in GPU $p$}
40: $T_{\text{comp}}[l] += L_y + \text{out}_{\text{tpb}}[r] \cdot \frac{w_i}{bw_p}$
41: end if
42: end for
43: Find GPU $p_{\text{max}}$ ($\sum_L T_{\text{comp}}[l] + T_{\text{comml}}[p]$) who has the longest time
44: $T_{\text{tot}} = T_{\text{max}}$
45: end procedure

(2) taking memory scaling bandwidth into consideration when modeling GEMV and TRSV time.

The computation dependency of SpTRSV can be precisely expressed by a DAG. Let us consider a $L$ matrix which is factorized via SuperLU_DIST with METIS ordering for fill-in reduction [22]. Thus, DAG nodes refer to dense matrix-vectors, and edges between DAG nodes represent data dependencies. DAG nodes in the same level can be solved concurrently, and DAG levels must be solved sequentially. When it comes to multi-GPU SpTRSV, we can further remove the edges between DAG nodes that assigned to the same GPU. This is because thread blocks can each be executed independently and thus may execute in parallel. That is to say, DAG nodes located in one GPU can be solved concurrently by multiple thread blocks. Ultimately, the edges in the refined DAG represent only GPU-GPU messages.

Algorithm 2 details the extended GPU SpTRSV model. The SpTRSV time is modeled based on the refined DAG. The matrix features required to build the model are number of supernodes ($N_{\text{super}}$), number of nonzeros of each DAG node ($u_i$ and $h_i$). The computation time of each GPU (process) is the accumulation time of DAG levels. In each level, memory bandwidth scales with the number of DAG nodes until the aggregate memory bandwidth reaches the peak (line 10). The empirical HBM bandwidth ($bw_m$) is 828 GB/s [23]. According to the white paper of NVIDIA Tesla V100 accelerator (V100 [2]), the maximum number of thread blocks per V100 is $\frac{80 \text{SMs} \cdot 64 \text{warps}}{8 \text{warps}} = 640$, where 8 warps per thread block is based on our design. Therefore, we set the lower bound of memory bandwidth per thread block ($bw_m$) to 1.3 GB/s. However, the number of active thread blocks can be much smaller than the maximum of 640 due to either data dependencies or hardware limit. That is to say, in some cases, the $bw_m$ can be larger than 1.3 GB/s. Let’s consider the question of how many thread blocks can leverage a full bandwidth of a SM with dependencies. Ideally, the smallest number is two. One thread block spin waits the dependency and the other one can perform other independent computation work. Thus, the bandwidth per thread block $bw_m = \frac{828 \text{ GB/s}}{80 \text{SMs} \cdot 2 \text{warps}} = 5.2 \text{ GB/s}$. Correspondingly, $\text{MAX}_{TB} = 80 \cdot 2 = 160$. Ultimately, the upper and lower bound of $bw_m$ is 5.2 GB/s and 1.3 GB/s.

The communication time is modeled according to the number of messages and message size of each DAG node on the critical path. We count the $\text{out}_{\text{tpb}}[r,c]$ (the number of broadcast messages happened in column $c$ of level $l$ in GPU $p$) and $\text{out}_{\text{tpb}}[r,c]$ (the number of reduction messages occurring in row $c$ on level $l$ in GPU $p$) according to the process decomposition. In column broadcast, each message has a size of the width.
of block column $i$ ($w_i$). The latency of multiple sends can be overlapped because all the messages are coming from the same producer. Let us assume there are $P$ processes participating in the block column broadcast. When using a binary communication tree, each process that participates in the block column broadcast sends at most two messages to its children. This reduces the send message count of the corresponding process by $\log_2 P$. Ultimately, for each GPU the accumulated communication time of each DAG level is the final communication time. The communication time on each level is estimated using the number of non-overlapped messages in GPU $p$ (line 30-33). The row reduction follows the same manner. Each message size equals the height of block rows $i$ ($h_i$). Thus, each GPU has a total SpTRSV time which equals to the accumulated time of computation and communication of DAG nodes on its critical path. We then take the longest SpTRSV time among the GPUs as the final SpTRSV time, and the critical path of that GPU is the final critical path.

We introduce a refinement feature in the model (line 14). Once we model the total SpTRSV time of using $P$ GPUs, we compare the $T_{tot}$ with the single GPU time. If the speedup is larger than the superlinear speedup $P$, we believe such discrepancy is due to the optimized memory bandwidth per thread block. Recall that by default every 160 DAG nodes (thread blocks) can achieve the peak memory bandwidth. Thus, at the end of DAG levels, each thread block may achieve a higher memory bandwidth than the initialized $bw_m = \frac{N_{super}}{P}$ if the number of unsolved DAG nodes is less than the number of supernodes per GPU. (lines 19-23). In the refinement phase, we turn off that memory bandwidth adjustment, and use the the initialized $bw_m$ instead of that optimized one.

$BW_g$ and $L_g$ are parameterized by benchmarked message sizes using a round-trip ping pong benchmark. When estimating the communication time, we round up (optimistic) the message size to the next power of two to match the corresponding $BW_g$ in the model.

6 Results

In this section, we report experiment results and analysis of our multi-GPU SpTRSV using CUDA streams, including strong scaling performance evaluation with different process decompositions, and the analysis of the observed performance. We then discuss the key matrix features to determine the potential benefit of a matrix to use multiple GPUs.

6.1 Experimental Setup: Results presented in this paper were obtained on the GPU-accelerated partition on Summit at OLCF. Each of the Summit nodes contains two IBM POWER9 processors and six NVIDIA Tesla V100 accelerators. The GPUs within a node are connected by NVIDIA’s NVLink interconnect. Summit nodes are connected using EDR InfiniBand interconnect. In all experiments, the SpTRSV runs on GPUs using double-precision real matrices. We use CUDA 10 and NVSHMEM 1.1.3 with GDRcopy 2.0.

Table 2 presents the key features of the matrices used in this paper. These matrices have also been used in various computational research [24–27]. Matrix S1 comes from M3D-C1, a fusion simulation code used for magnetohydrodynamics modeling of plasma [25]. All other matrices are publicly available through the SuiteSparse Matrix Collection [28]. The selected matrices cover a wide range of matrix properties (i.e., matrix size, sparsity structure, the number of level-sets, and application domain). The matrices are first factorized via SuperLU_DIST with METIS ordering for fill-in reduction [22]. The resultant lower triangular matrices are used with the proposed multi-GPU implementation.

6.2 Scalability Evaluation: Figure 3 shows our speedups (using the optimal process decomposition in each concurrency) compared to the single GPU version of cusparse_crsrv2(). Our single GPU implementation outperforms cusparse_crsrv2() by up to 1.9× speedup. Our multi-GPU SpTRSV provides a performance improvement of up to 6.1× when using twelve GPUs. Therefore, our implementation enables GPU-accelerated, distributed memory computing via NVSHMEM.
Table 2: Test matrices.

<table>
<thead>
<tr>
<th>Matrix</th>
<th>#supernodes</th>
<th>nnz in L</th>
<th>Levels</th>
<th>Maximum Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2 GPUs</td>
<td>6 GPUs</td>
<td>12 GPUs</td>
<td>18 GPUs</td>
</tr>
<tr>
<td>S1</td>
<td>9,827</td>
<td>8.80E+08</td>
<td>388</td>
<td>1.2× 1.3× 0.7× 0.8×</td>
</tr>
<tr>
<td>DG, GrapheneDisorder (DG)</td>
<td>2,000</td>
<td>9.66E+08</td>
<td>199</td>
<td>1.2× 1.3× 1.4× 1.3×</td>
</tr>
<tr>
<td>LU_C, BN_C, 2by2 (LU2)</td>
<td>1,216</td>
<td>8.54E+08</td>
<td>264</td>
<td>1.5× 2.2× 1.8× 1.9×</td>
</tr>
<tr>
<td>LU_C, BN_C, 4by2 (LU4)</td>
<td>2,383</td>
<td>1.87E+09</td>
<td>320</td>
<td>1.5× 2.6× 2.4× 2.2×</td>
</tr>
<tr>
<td>L4224 (Li)</td>
<td>362</td>
<td>5.18E+08</td>
<td>188</td>
<td>1.5× 3.5× 3.7× 2.7×</td>
</tr>
</tbody>
</table>

(a) P×1 process decomposition (column broadcast)
(b) 1×P process decomposition (row reduction)
(c) 2D process decomposition

Figure 5: Multi-GPU lower triangular solve time compared to our single GPU implementation. Our Multi-GPU implementation achieves up to 3.5× speedup on one Summit node, and achieves up to 3.7× speedup between two to three nodes using a P×1 process decomposition.

In contrast, the performance of the single GPU outperforms the multi-GPU implementation. Figure 5 shows the speedups of using a 2D process decomposition (both column broadcast and row reduction). Performance results demonstrate that our implementation favors row parallelism over column parallelism, because the latter involves row reductions which are more expensive than column broadcasts.

Our multi-GPU SpTRSV is often able to exploit multiple GPUs on one node. On the other hand, performance is challenged when using GPUs that span multiple nodes but rarely falls off a cliff. Thus, when limited GPU memory capacity necessitates spreading a matrix over multiple nodes, our implementation can deliver acceptable performance whereas a single GPU implementation would be incapable of holding the matrix.

It is worth mentioning that although SpTRSV is challenged beyond twelve GPUs, it can scale to 4,096 processes on CPUs [12]. This is an artifact of faster GPU computational performance being offset by a much lower inter-node messaging performance. Specifically, a V100 provides 7 TFLOP/s of performance while a KNL core only provides about 0.4 TFLOP/s. At the same time, the one-sided NVSHMEM messaging performance is about 7× slower than FoMPI which is used in work [12]. According to the microbenchmarks of our largest typical message size 1024 bytes, work [12] uses a network with 545 MB/s bandwidth, while the current NVSHMEM bandwidth is only 75 MB/s.

6.3 Strong Scaling Performance Analysis: We first discuss two key observations in Section 6.2: (1) speedups on multiple nodes are diminished, and (2) the selected matrices demonstrate very different scaling behaviours. We then demonstrate (3) the predictive ability of our model, which can help users to determine the number of GPUs that produces the fastest run time.

Inter-GPU Networking Performance. The smaller speedups on multiple nodes are due to the low performance of the inter-node GPU-GPU network. Figure 6 highlights the NVSHMEM SEND bandwidth between two GPUs (processes) of intra-socket, intra-node and inter-node using three different call site scopes: **Thread block:** Use all threads in thread blocks to put data to the target GPU (process) by `nvshmem_double_put_nbi_block`, and then perform a `nvshmem_fence`. Finally, use thread 0 to send notification via `nvshmemx_int_signal`. **Warp:** Use one warp in each thread block to put data to the target GPU with `nvshmemx_double_put_warp`, and the rest remain the same with thread block. **Thread:** Use one thread in each thread block to put data to the target GPU with `nvshmem_double_put`, and the rest remain the same with thread block.

The GPU-GPU bandwidth using thread blocks outperforms the performance using warps and threads by 2× and 9× on average. Using thread blocks or warps deliver the same performance as using threads for inter-node communication. This is because only one single thread in a thread block/warp can issue an RMA write operation to the destination GPU over InfiniBand.

Ultimately, one should remember that the performance of one-sided messaging libraries can vary sub-
stantially. For example, on the Cray Aries network, Cray’s one-sided implementation is $2.7 \times$ slower than Cray’s two-sided \cite{12} yet ETH’s foMPI is $3 \times$ faster. Here, one-sided NVSHMEM is $2.3 \times$ slower than IBM Spectrum MPI over InfiniBand network on Summit \cite{29}.

![Figure 6: NVSHMEM SEND (thread block) bandwidth using two GPUs on Summit. The shadowed stripe highlights the typical message size in SpTRSV of 256 bytes to 1,024 bytes. Intra-socket NVSHMEM SEND outperforms intra-node NVSHMEM SEND (avg. $1.2 \times$) and inter-node NVSHMEM SEND (avg. $3.9 \times$).](image)

**Process Decomposition and Performance.** Recall that the 1×P implementation leverages only a single thread to perform NVSHMEM SENDs (Algorithm 1 line 21 and 49), the overall SpTRSV performance using a 1×P implementation (Figure 5b) is limited by the resultant low NVSHMEM SEND throughput. In a 2D process decomposition, as we increase the number of GPUs participating in the row reduction, the number of messages (single thread NVSHMEM SEND) in the row reduction increases, and thus the performance decreases. Essentially, the smaller speedup for the 2D process decomposition compared to the P×1 implementation is again due to the low NVSHMEM SEND throughput (single thread) in row reductions.

**Matrix Properties and Performance.** Matrix DG and Li have a similar number of DAG levels: 199 and 188, respectively. Since DG has more nonzeros (966 million nonzeros) than Li (518 million nonzeros), one might assume that DG scales better than Li. However, the reality is that Li achieves $2.7 \times$ speedup on average (up to $3.7 \times$ on twelve GPUs) while DG has $1.3 \times$ speedup on average (up to $1.4 \times$ on six GPUs). Such a discrepancy is due to ignoring communication and memory bandwidth.

According to the model in Algorithm 2, matrix Li has 162 message on the critical path using two GPUs, 270 messages using six GPUs, and 292 message using twelve GPUs, while DG has 1,000, 898 and 571 messages, respectively. Hence, one can immediately understand that the large number of messages of DG makes its scaling performance worse than matrix Li.

Another aspect is the achieved memory bandwidth per thread block. Matrix Li has only 362 supernodes in total. Therefore, it can achieve $4.6$ GB/s ($\frac{898}{188}$) when using two GPUs and 5.2 GB/s (upper bound of memory bandwidth per thread block, Algorithm 2 line 7) when using more than two GPUs. While DG achieves only $1.3$ GB/s (lower bound of memory bandwidth per thread block) and $4.0$ GB/s when using twelve GPUs (highest speedup, $1.4 \times$). A smaller number of supernodes (thread blocks) per GPU produces less memory contention. Thus, each thread block can achieve a higher memory bandwidth.

Ultimately, matrix Li achieves the best scaling performance among the selected matrices. This is due to its large node dependency (only 188 DAG levels and a small number of messages on the critical path) and relatively large number of messages on the critical path.

**Model prediction.** Figure 7 visualized the modeled time and measured times of the S1 matrix (achieves the smallest speedup at scale, up to $1.3 \times$, among the matrices in Table 2 and the Li matrix (highest speedup, up to $3.7 \times$). The total modeled SpTRSV time equals the accumulation of the communication time on the critical path (yellow bar) and the computation time on the critical path (blue bar). In addition to understanding and explaining observed performance, the SpTRSV model can also help identify the number of GPUs that produces the fastest run time.

The overall sweet spot of S1 is six GPUs within a node. From the model, we see that the numbers of messages on the critical paths are very similar: 7,922 messages (six GPUs) and 7,408 message (twelve GPUs), but the network bandwidth decreases as more nodes are used. Ultimately, the resultant low inter-node NVSHMEM SEND throughput makes the run time of S1 increase when using more than one node.

Unlike the S1 matrix, the communication time of Li only takes 33% when using up to eighteen GPUs. It’s the computation time dominates the total run time. From one to six GPUs, we see a nearly linear reduction in computation time of matrix Li because the achieved memory bandwidth increases: $1.3$ GB/s per thread block using one and two GPUs (362 supernodes using one GPU, and 181 supernodes per GPU using two GPUs) and 5.2 GB/s per thread block using six GPUs (55 supernodes per GPU).

Rather than using average parallelism of a matrix as metrics, our model incorporates the number of levels
(dependency), number of non-zeros on the critical path, and architecture features (memory bandwidth, and network bandwidth). The model highlights that the improvement in memory bandwidth per thread block (not just aggregate bandwidth) can help reduce computation time for matrices like S1, while improving NVSHMEM SEND throughput can help attain better scalability for matrices like Li.

7 Related Work

Exploring high performance SpTRSV is becoming ever more crucial on GPU-accelerated architectures. Most existing parallel GPU triangular solvers focus on optimizing single GPU performance [6, 30–33]. Due to the complex data dependencies in SpTRSV, algorithm optimization has been mainly based on the level-set methods and color-set methods for various parallel architectures. Additionally, there is research focused on optimizing the block structure [34], or analyzing nonzero layout and selecting the best sparse kernels by using machine learning and deep learning methods [35–37]. Our work explores the benefits of using multiple GPUs, and we believe that our proposed method of coupled producer-consumer parallelism using CUDA streams can bring insightful experience for DAG-based computations on emerging accelerated architectures.

The existing work of distributed-memory SpTRSV have mainly conducted on CPU platforms. Using 1D or 2D process layouts to improve load balance is discussed in work [38–40]. An asynchronous binary tree is proposed to reduce the communication latency [17]. Venkat et al. [41, 42] developed several techniques that generate wavefront parallelization with faster level-set scheduling. One-sided communication is used in work [12] to implement a synchronization-free task queue to manage messages between producer-consumer pairs. Xie et al. propose a multi-GPU SpTRSV using a 1×P process decomposition [13]. The inter-GPU communications are performed via NVSHMEM warp-level get, and it outperforms cusparse_csrsc2() by up to 3.2× on average using 16 GPUs on one DGX-2 node with 20% parallel efficiency. In comparison, our new algorithm achieves up to 2.9× speedup on average using six GPUs on one Summit node with 58% parallel efficiency. Hamidouche et al. implement a multi-GPU SpTRSV on AMD GPUs using ROC_SHMEM [21]. They achieved up to a 3.7× speedup compared to a baseline that used intra-kernel communication (rely on CPU threads to perform network operations on behalf of the GPU) rather than the optimal single GPU solution. It is worth mentioning that our work starts from a faster baseline. In addition, comparisons of AMD ROC_SHMEM on AMD GPUs using a column-based approach against NVIDIA NVSHMEM on NVIDIA GPUs using a supernodal approach imperil meaningful insights as too many variables were changed.

8 Conclusion

We use CUDA streams to perform coupled producer-consumer parallelism in multi-GPU SpTRSV. Over the range of two to eighteen GPUs, our multi-GPU SpTRSV implementation improve solve time by up to 3.7× compared to our single GPU implementation, and up to 6.1× compared to cusparse_csrsc2(). In order to assess our observed performance relative to machine capabilities and matrix features, we constructed a critical path performance model. Our SpTRSV model endows users with far greater insights as to how different aspects of multi-GPU architectures and matrix features constrain performance, e.g., the limited achieved memory bandwidth per thread block constrains the scaling performance of matrix S1, while low NVSHMEM SEND throughput constrains the performance when using 1×P and 2D decompositions.

Fusion simulations like M3DC1 [25] and NIM-ROD [44] solve highly ill-conditioned linear systems. One successful method is to use GMRES with a block-Jacobi preconditioner, where each diagonal block is solved by SuperLU_DIST. There is no inter-block communication within the preconditioner. Our results highlight the computational importance of keeping block size small enough so that it fits on a single node.

In the future, we will continue to refine the model to highlight the performance nuances, use the model to identify potentially superior process mappings, and port our supernodal-based triangular solver to other emerging accelerators. More broadly, we will explore the value of our multi-CUDA stream approach in other domains.
References


Copyright © 2021
Copyright retained by the Regents of the University of California


