2022 ECP ANNUAL MEETING



ROOFLINE PERFORMANCE ANALYSIS W/ INTEL ADVISOR ON INTEL CPUS & GPUS

JAEHYUK KWACK ALCF Perf. Engr. Group





OVERVIEW OF AURORA TESTBED SYSTEMS



U.S. DEPARTMENT OF ENERGY Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.



AURORA: A HIGH-LEVEL VIEW

- Intel-HPE machine arriving at Argonne
 - Sustained Performance > 1 ExaFlops
- Intel Xeon processor and Intel X^e GPUs
 - 2 Xeons (Sapphire Rapids)
 - 6 GPUs (Ponte Vecchio [PVC])
- Greater than 10 PB of total memory
- HPE/Cray XE platform and HPE Slingshot network
- Filesystem
 - Distributed Asynchronous Object Store (DAOS)
 - ≥ 230 PB of storage capacity
 - Bandwidth of > 25 TB/s
 - Lustre
 - 150 PB of storage capacity
 - Bandwidth of ~ 1TB/s







INTEL GEN9 ON TESTBED

- Gen9: Double precision peak performance: 100-300 GF
 - Low by design due to power and space limits
 - Integrated GPU
- Hardware hierarchies
 - A GPU tile has multiple slices
 - A slice has multiple Sub-Slices
 - A sub-slice has multiple EUs







REMARKS BEFORE WE START To help reduce any misunderstanding

 The Intel Gen9 GPU is a much lower performing device that is integrated into the same package as the CPU. While Intel has announced plans to introduce a new line of X^e brand high performance discrete GPUs, that hardware is not publicly available at this moment. The Gen9 GPU is therefore the most suitable Intel GPU for evaluation of HPC applications currently available.





ADVISOR ON INTEL CPUS AND GPUS



U.S. DEPARTMENT OF ENERGY Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.



GETTING ROOFLINE DATA IN INTEL[®] ADVISOR: **TWO-PASS APPROACH**

	Roofline : Axis X: AI = #FLOP / #Bytes Axis Y: FLOP/S = #FLOP (mask aware) / #Seconds	Overhead
Run Roofline Collect Collect Collect Collect Trip Counts and FLOPS FLOPS	 Step 1: Survey (-collect survey) Provide #Seconds Root access not needed User mode sampling, non-intrusive. 	1x
	 Step 2: FLOPS (-collect tripcounts –flops) Provide #FLOP, #Bytes, AVX-512 Mask Root access not needed Precise, instrumentation based, count number of instructions 	3-5x



ORIGINAL, CACHE-AWARE (CARM) AND MEMORY-LEVEL ROOFLINE

CARM (cache-aware roofline)

- Single AI based on aggregated traffic:
 CPU core (GPU EUs) <-> memory sub-system
- Ceilings for compute, cache/memory levels
- Al independent of problem size

Unique features: algorithmic focus and simplicity

Original Roofline

Al based on external memory :

DDR (GPU GTI)

- Ceilings for DDR and compute
- Al dependent of problem size

Unique features: DDR bound focus and simplicity

Memory Level Roofline - MLR (see also "Hierarchical Roofline" by LBL)

- AI for all memory sub-system levels, combines (1), CARM, (2)Original and (3) Lx-only perspectives
- Harder to interpret for multiple kernels at a time

Unique features: unambiguous bottleneck detection





HOW TO INTERPRET MLR ON CPU ?









ADVISOR GPU ROOFLINE FEATURES

- Advisor provides an effective way for GPU roofline analysis on Intel GPUs.
- Memory Levels
 - CARM: Memory traffic generated by all execution units (EUs). Includes traffic between EUs and corresponding GPU cache or direct traffic to main memory. For each retired instruction with memory arguments, the size of each memory operand in bytes is added to this metric.
 - L3: Data transferred directly between execution units and L3 cache.
 - SLM: Memory access to/from Shared Local Memory (SLM), a dedicated structure within the L3 cache.
 - GTI: Represents GTI traffic/GPU memory read bandwidth, the accesses between the GPU, chip uncore (LLC), and main memory. Use this to get a sense of external memory traffic.
 - L3 + SLM: Summary traffic to/from L3 and Shared Local Memory.







HOW TO INTERPRET MLR ON GPU ?







HOW TO GENERATE CARM CPU ROOFLINE PROFILE?



More details / How-To

\$ source advisor-vars.sh

1st method. Not compatible with MPI applications :

\$ advisor -collect roofline --project-dir ./your_project -- <your-executable-withparameters>



2nd method (compatible with MPI, more flexible):

```
$ advisor -collect survey --project-dir ./your_project --
<your-executable-with-parameters>
```

```
$ advisor -collect tripcounts --flop --project-dir
./your_project -- <your-executable-with-parameters>
```

(optional) copy data to your UI desktop system

\$ advisor-gui ./your_project

\$ advisor -report roofline --project-dir ./your_project > roofline.html





HOW TO GENERATE MLR+CARM CPU ROOFLINE PROFILE?

As simple as: \$ advisor -collect roofline -enable-cache-simulation -- <your-executable-with-parameters>

More details / How-To

\$ source advisor-vars.sh

1st method. Not compatible with MPI applications :

\$ advisor -collect roofline -enable-cachesimulation --project-dir ./your_project --<your-executable-with-parameters>

```
2nd method (compatible <u>with MPI,</u> more <u>flexible</u>):
```

```
$ advisor -collect survey --project-dir ./your_project --
<your-executable-with-parameters>
```

\$ advisor -collect tripcounts -flop -enable-cache-simulation --project-dir ./your_project -- <your-executable-withparameters> //

(optional) copy data to your UI desktop system

\$ advisor-gui ./your_project

\$ advisor -report roofline --project-dir ./your_project > roofline.html





HOW TO GENERATE GPU (MLR & CARM) ROOFLINE PROFILE?



More details / How-To



1st method. Not compatible with MPI applications :

\$ advisor -collect roofline --profile-gpu -project-dir ./your_project -- <yourexecutable-with-parameters>



```
$ advisor -collect survey --profile-gpu --project-dir
./your project -- <your-executable-with-parameters>
```

\$ advisor -collect tripcounts -flop --profile-gpu --projectdir ./your_project -- <your-executable-with-parameters> /

(optional) copy data to your UI desktop system

\$ advisor-gui ./your_project

\$ advisor -report roofline --gpu --project-dir ./your project > roofline.html



--data-type=int | float(default) |mixed



<u>GPU</u>ROOFLINE: *EXTENDED* HTML GUI

See HTML report in project-dir/e000|rank.*/report folder by default



View the result in web browser without having Intel® Advisor installed





EXTENDED HTML GUI

For any system with web browsers (e.g., Mac(M1), phones & tablets)





ROOFLINE ON <u>MULTI-GPU</u> SYSTEMS

Add --target-gpu option in command line



To get target GPU value

Run advisor –help collect | grep –target-gpu







ROOFLINE DEMO CASE - GAMESS RI-MP2 MINI-APP

Collaborated w/ Colleen Bertoni (ANL)



Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.



INTRO OF GAMESS

- GAMESS is the General Atomic and Molecular Electronic Structure System
 - General-purpose electronic structure code (many methods and capabilities)
 - ~1 million lines of Fortran
 - Optional C/C++ GPU-accelerated libraries/applications in GAMESS
- Scientific problem of interest
 - FMO/RI-MP2 calculations towards accurate simulations of catalysis reactions inside a mesopourous silica nanoparticle







RI-MP2 MINI-APP EXAMPLES









INTRO OF RI-MP2 MINI-APP An ECP Proxy Application

 Computes RI-MP2 perturbative correction to the Hartree-Fock energy

$$E^{(2)} = \sum_{i \le j}^{occ} (2 - \delta_{ij}) \sum_{ab}^{vir} \frac{(ia|jb)[2(ja|jb) - (ib|ja)]}{\epsilon_i + \epsilon_j - (\epsilon_a + \epsilon_b)}$$



INTRO OF RI-MP2 MINI-APP

An ECP Proxy Application

 Computes RI-MP2 perturbative correction to the Hartree-Fock energy

 $E^{(2)} = \sum_{i \le j}^{occ} (2 - \delta_{ij}) \sum_{ab}^{vir} \frac{(ia|jb)[2(ja|jb) - (ib|ja)]}{\epsilon_i + \epsilon_j - (\epsilon_a + \epsilon_b)}$

 Simplifies expression with the RI approximation letting it be written in terms of matrix multiplication

$$(ia|jb) = \sum_{n}^{aux} B^i_{an} B^j_{bn}$$

 Combine i,j, loops over occ orbitals, and then reduce over a,b, virtual orbitals to compute the final correlation energy

```
for(int JACT=0;JACT<NACT;JACT++){</pre>
```

```
for(int IACT=0; IACT<=JACT;IACT++){</pre>
```

```
// A kernel to compute QVV via Matrix Multiplication
QVV[0:NVIR][0:NVIR] = B32[IACT][0:NVIR][0:NAUXBASD] *
B32[JACT][0:NAUXBASD][0:NVIR];
```

```
// Accumulating E2 using QVV[][], eij[][], and eab[][]
for(int IB=0; IB<NVIR; IB++) {
    for(int IA=0; IA<NVIR; IA++) {
        Tijab = QVV[IB*NVIR][IA] /
                                ( eij[JACT][IACT] - eab[IB][IA]);
        Qt = QVV[IB][IA] + QVV[IB][IA];
        E2_t += Tijab * (Q_t - QVV[IA][IB]);
}}
FAC = (IACT==JACT) ? (1.0E0) : (2.0E0);
E2 += E2_t *FAC;
}}
</pre>
```

RI-MP2 CODE VERSIONS

- We constructed four RI-MP2 variants to explore with w25.rand.
- These variants add progressive/incremental levels of optimization as follow:
 - V0-CPU: an initial version,
 - V1-CPU: QVV computations use MKL DGEMM,
 - V3-GPU: offloaded V1-CPU to GPU using OpenMP Target offloading model
 - V5-GPU: QVV computation uses less MKL DGEMM calls by restructuring an outer loop; For E2, IACT loop is distributed subslices w/ "target teams distribute", and then IB loop uses EUs w/ "parallel for" at each subslice, with optimal values for num_teams, and threads_limit





VO-CPU

```
double *QVV;
double E2_local=0.0E0;
QVV = new double[NVIR*NVIR];
```

```
for(int JACT=0;JACT<NACT;JACT++){
for(int IACT=0;IACT<=JACT;IACT++){</pre>
```

```
// Compute QVV
std::fill_n(QVV,NVIR*NVIR,0.0);
for (int j = 0; j < NVIR; ++j) {
  for (int i = 0; i < NVIR; ++i) {
    for (int l = 0; l < NAUXBASD; ++l) {
        QVV(j,i) += B32(IACT,i,l)*B32(JACT,j,l);
    }}}</pre>
```

```
// Accumulate E2
double E2_t=0.0;
for(int IB=0; IB<NVIR; IB++){
for(int IA=0; IA<NVIR; IA++){
   double Tijab = QVV(IB,IA) / ( eij(JACT,IACT) - eab(IB,IA) );
   double Q_t = 2*QVV(IB,IA);
   E2_t += Tijab * (Q_t - QVV(IA,IB) );
} // loop for IA and IB
double FAC = (IACT==JACT) ? (1.0E0) : (2.0E0);
E2_local += FAC*E2_t;
} // loop for IACT and JACT
```

```
*E2 = *E2 + E2_local;
delete[] QVV;
```

E2:E2 accumulation



VO-CPU

- QVV: Computing QVV
- E2:E2 accumulation







V1-CPU

- QVV: Computing QVV <u>using MKL DGEMM</u>
- E2:E2 accumulation





VO-CPU to V1-CPU

QVV computation is compute-bound (by MKL) w/ much lower memory pressure; it consequently increases performance of E2.





V3-GPU: Initial CPU-like version

double *QVV; double E2_local=0.0E0; int dnum=0; QVV = new double[NVIR*NVIR]; double *B32I, *B32J;

#pragma omp target enter data map(alloc:QVV[0:NVIR*NVIR])
device(dnum)

#pragma omp target enter data
map(to:eij[0:NACT*NACT],eab[0:NVIR*NVIR],B32[0:B32size])
device(dnum)

for(int JACT=0;JACT<NACT;JACT++){
for(int IACT=0;IACT<=JACT;IACT++){</pre>

```
// Compute QVV
int n=NVIR;
int k=NAUXBASD;
double one = 1.0;
double zero = 0.0;
B321 = &B32(IACT,0,0);
B32J = &B32(JACT,0,0);
#pragma omp target variant dispatch
```

use_device_ptr(B32I,B32J,B32,QVV) device(dnum)

dgemm("T", "N", &n, &n, &k, &one, B32I, &k, B32J, &k, &zero, QVV, &n);

// Accumulate E2
double E2_t=0.0;
#pragma omp target teams distribute parallel for
reduction(+:E2_t) map(tofrom:E2_t) collapse(2) device(dnum)

```
for(int IB=0; IB<NVIR; IB++){
  for(int IA=0; IA<NVIR; IA++){
    double Tijab = QVV(IB,IA) / (eij(JACT,IACT)-eab(IB,IA));
    double Q_t = 2*QVV(IB,IA);
    E2_t += Tijab * (Q_t - QVV(IA,IB) );
  }} // loop for IA and IB
} // omp target teams distribute parallel for
double FAC = (IACT==JACT) ? (1.0E0) : (2.0E0);
E2_local += FAC*E2_t;
// loop for IACT and JACT</pre>
```

*E2 = *E2 + E2_local; delete[] QVV;

}}

#pragma omp target exit data map(release:QVV[0:NVIR*NVIR])
device(dnum)

#pragma omp target exit data
map(release:eij[0:NACT*NACT],eab[0:NVIR*NVIR],B32[0:B32size])
device(dnum)

- Computing QVV using <u>MKL DGEMM w/</u> <u>GPU offloading</u>
- E2 accumulation <u>w/ GPU offloading</u>



{

V3-GPU: initial CPU-like version

236.22

11.80

19.46

19.14

19.40

0.65

159.36

19.61

49.71

0.071





Impacts ②		
L3		849
GTI (Memory)		15%
Ohanna (O)		
Shares 🕜		
L3		3143.198GB
GTI (Memory)		323 495GE
		020110001
		01011000
		01011004
PERFORMANCE CH	ARACTERISTICS	
PERFORMANCE CH		63.12
PERFORMANCE CH	ARACTERISTICS Active: ⑦ Stalled: ⑦	63.17 11.02

SIMD Width: ⑦

2 FPUs Active: ①

EU Threading Occupancy: ③

E2: L3 GPU cache bound 1.41 GF/s L3 AI= 0.071

SUMMARY GINTOPS 0.84 Elapsed Time 23.06s GFLOPS 1.41 INSTRUCTION MIX DETAILS Global 6480 Atomic Compute Memory Other Instruction Y MOVE OTHER CONTROL FLOW DEPARTMENT O onne Na U.S. DEPARTMENT OF U.S. Departme

ROOFLINE GUIDANCE This kernel is bounded by the L3 Bandwidth Improve cache line utilization by optimizing memory access pattern. Current cache line utilization is 6%. It means that the number of bytes used by an execution unit is less than the number of bytes transferred to the L3 cache. DP Vector Add Peak 27.9 SLM Bandw 10% ([†]19.8x) 10% <1% SLM L3 GTI (Memory) 80% 571.034 GB 454.954 GB 35.755 GB Count 1.41 × ~ INTOP/Byte (Arithmetic Intensity) 90.04

29

MEMORY METRICS	~
Impacts ③	
L3	50%
SLM	42%
GTI (Memory)	7%
Shares ⑦	
L3	454.954GB
SLM	571.034GB
GTI (Memory)	35.755GB
PERFORMANCE CHARACTERISTICS	~
Active: ③	13.1%
Stalled: ⑦	78.0%

O	Stalled: ⑦	78.0% 8.9%
SIMD Width: ⑦ EU Threading Occupancy: 2 FPUs Active: ⑦	0	16 57.4% 0.5%

Argonne 스

8

62.4%

56.1%

V5-GPU: restructured loops for better GPU performance

<pre>double *QVV; double E2_local=0.0E0; int dnum=0; QVV = new double[NVIR*NACT*NVIR]; double *B32J; #pragma omp target enter data map(alloc:QVV[0:NVIR*NACT*NVIR]) device(dnum) #pragma omp target enter data map(to:eij[0:NACT*NACT],eab[0:NVIR*NVIR],B32[0:B32size]) device(dnum)</pre>	<pre>for(int IA=0; IA<nvir; (="" (1.0e0)="" (2.0e0);="" (q_t="");="" *="" +="FAC*E2_t;" -="" :="" ?="" and="" double="" e2_local="" e2_t="" eab(ib,ia)="" eij(jact,iact)="" fac="(IACT==JACT)" for="" ia="" ia++){="" iact="" ib="" jact<="" loop="" pre="" q_t="2*QVV(IB,IACT,IA);" qvv(ia,iact,ib)="" tijab="QVV(IB,IACT,IA)" }="" }}=""></nvir;></pre>
<pre>// Compute QVV int m=NVIR*(JACT+1); int n=NVIR; int k=NAUXBASD; double one = 1.0; double zero = 0.0; B32J = &B32(JACT,0,0); #pragma omp target variant dispatch use_device_ptr(B32,B32J,QVV) device(dnum)</pre>	<pre>*E2 = *E2 + E2_local; delete[] QVV; #pragma omp target exit data map(release:QVV[0:NVIR*NACT*NVIR]) device(dnum) #pragma omp target exit data map(release:eij[0:NACT*NACT],eab[0:NVIR*NVIR],B32[0:B32size]) device(dnum)</pre>
<pre>dgemm("T", "N", &m, &n, &k, &one, B32, &k, B32J, &k, &zero, QVV, &m); // Accumulate E2 #pragma omp target teams distribute reduction(+:E2_local) num_teams(90) thread_limit(72) device(dnum) for(int IACT=0; IACT<=JACT; IACT++) { double E2_t=0.0; #pragma omp parallel for reduction(+:E2_t) for(int IB=0; IB<nvir; ib++)="" th="" {="" }="" }<=""><th> Computing QVV with less MKL DGEMM offloading calls on GPU by restructuring an outer loop E2 accumulation w/ hierarchial GPU offloading (IACT-loop to Subslices (SS), and IB-loop to Execution Units (EUs) </th></nvir;></pre>	 Computing QVV with less MKL DGEMM offloading calls on GPU by restructuring an outer loop E2 accumulation w/ hierarchial GPU offloading (IACT-loop to Subslices (SS), and IB-loop to Execution Units (EUs)



V5-GPU: restructured loops for better GPU performance



1.10 0.29

Impacts ③	
L3	849
GTI (Memory)	159
Shares ③	
L3	2917.004GI
GTI (Memory)	302.086GI
PERFORMANCE CHARACTERISTICS	/
	91.8%
PERFORMANCE CHARACTERISTICS	91.89 3.29
PERFORMANCE CHARACTERISTICS	91.89 3.29 5.09
PERFORMANCE CHARACTERISTICS	91.89 3.29 5.09
PERFORMANCE CHARACTERISTICS	91.8% 3.2% 5.0% 91.7%

• E2: L3 GPU cache bound

• 37.0 GF/s

• L3 AI= .019

SUMMARY			^	
Elapsed Time	(GINTOPS	14.37	
0.86s	(GFLOPS	37.00	
Global	IN	STRUCTION MIX DE	TAILS	
6480	•	Atomic		0.07
	•	Compute		7.26
	,	Memory		0.43
	-	Other		3.50
		Instruction V		
		MOVE		
		SYNC		
		CONTROL FLOW		
	Argonne Na U.S. Departr managed by	OTHER		



31

MEMORY METRICS	~ ^
Impacts ②	
L3	77%
SLM	1%
GTI (Memory)	21%
Shares (2)	
L3	163.758GB
SLM	3.682GB
GTI (Memory)	24.191GB
PERFORMANCE CHARACTERISTICS	~
Active: ③	47.2%
Stalled: (2)	46.4%
Idle: ③	6.4%
SIMD Width: ③	8
EU Threading Occupancy: ③	75.4%
2 FPUs Active: 🕐	12.6%

Argonne 스

Comparison from V3-GPU to V5-GPU





PERFORMANCE RESULTS

Tested Input: w25.rand (random data with structure of 25 H₂O clusters) Employed Compute Node: Intel(R) Xeon(R) CPU E3-1585 v5

- CPU: Intel Xeon Skylake @ 3.5GHz (4 cores)
- GPU: Intel Gen9 GT4e @ 1.15GHz (72 EUs)



	QVV		E2		Overall	
Selected versions	Target	Time(s)	Target	Time(s)	Time(s)	Speedup over V00
V0-CPU	CPU	156.68	CPU	1.34	158.02	1.0x
V1-CPU	CPU	86.41	CPU	0.92	87.33	1.8x
V3-GPU	GPU	32.38	GPU	23.06	55.44	2.9x
V5-GPU	GPU	21.49	GPU	0.86	22.35	7.1x



QUICK OVERVIEW OF ARGONNE ROOFLINE USE-CASES



U.S. DEPARTMENT OF ENERGY Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.



ARGONNE ROOFLINE USE-CASES

Selected Argonne Applications for Roofline Use-cases

Application	ANL PoC	Programming models	Field of Science
NekBench	Kris Rowe	OCCA with OpenCL backend	Computational Fluid Dynamics
XSBench/RSBench	John Tramm	OpenMP Target	Monte Carlo neutron transport
AMR-Wind	JaeHyuk Kwack	SYCL/DPC++	Wind farm simulation (CFD/FSI)





NEKBENCH ON INTEL GEN9 GPU BY KRIS ROWE (ANL)



U.S. DEPARTMENT OF ENERGY Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.



NEKRS Helmholtz Operator

- NekRS is a port of Nek5000 to GPUs
- Uses the OCCA portability library
- Several iterative solves per time step - 5-20+ iterations per solve
- Each iteration requires evaluation of the Helmholtz Operator
 - Local stencil is dense within each element
 - Halo exchange between elements







NEKBENCH::AXHELM

Local Helmholtz Operator Kernel Benchmark

- NekBench contains kernel and mini-app benchmarks relevant to NekRS
- The axhelm kernel evaluates the local Helmholtz operator stencil—i.e.
 - without MPI communication
 - without mesh topology/connectivity
- Benchmark repeatedly evaluates the kernel for a prescribed number of repetitions
- OCCA OpenCL backend was used

Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC

Five different kernel implementations were tested

Benchmark Parameters			
Р	7	Polynomial Order	
Ε	1600	Number of elements	

Number of trials



R

1000



ROOFLINE ANALYSIS GFLOP Vector FMA Peak: 313.9 GFLOPS **Kernel Version 0** DP Vector Add Peak: 157.19 GFI 100 Work Group 8×8 70 # Work Groups 1600×1 40 GT 38.68 GFLOPS (1.3x) Strategy 2D slices SLM $global \rightarrow SLM$ Inputs L3 occa axhelm v0 0 Self Performance: 30.816 GFLOPS Self L3 Arithmetic Intensity: 0.094 FLOP/Byte Work Arrays SLM Self Elapsed Time: 3.034 s Self Memory Traffic: 989.821 GB 10 registers \rightarrow global Outputs Bound by compute 7.124 and memory roofs? FLOP/Byte (Arithmetic Intensity) Memory bour

U.S. DEPARTMENT OF ENERGY Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.



2.23

0.094

Self Elapsed Time: 3.034 s

0.4

0.7



Self Elapsed Time: 1.835 s



NEKBENCH ROOFLINE ANALYSIS Comparison of Results

- Both kernel versions get mapped to SIMD width 16 on Gen9
- Number of operations (FP, INT, mixed) is nearly identical for both kernels
 - The AI for each type is 2-4x larger in kernel v4.
- Both kernels are memory bound for L3 and SLM
- Kernel v0 loads more data from global, SLM memory; calls more barriers
- Kernel v4 uses more SLM, registers—leads to lower occupancy



XSBENCH/RSBENCH ON INTEL GEN9 GPU BY JOHN TRAMM (ANL)



U.S. DEPARTMENT OF ENERGY Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.





- Full Application
- Science: Monte Carlo particle transport
- Exascale Challenge Problem:
 - Full core nuclear reactor simulation
 - Multiphysics coupling with computational fluid dynamics code (Nek5000)
- Code Info:
 - Open Source
 - C++
- Key Kernels:
 - Cross section lookups
 - Tallying
- State of the code:
 - MPI + OpenMP Threading
 - Undergoing port to GPU (via OMP Offload)









- XSBench and RSBench are **mini-apps** representing key kernels from the full application OpenMC
- Ported both mini-apps to:
 - OpenMP Threading
 - OpenMP Offload
 - OpenCL
 - SYCL
 - CUDA
- Mini-apps contain "baked in" default test problems for performance analysis
- No dependencies, making them very easy to compile/run





ROOFLINE ANALYSIS ON GEN9 WITH OPENMP

	Memory Usage [MB]	Runtime [s]	Intensity	GFLOP/s
RSBench – Multipole	26	61.0	1.08	36.4
XSBench – Nuclide Grid Search	139	15.8	0.12	5.8
XSBench – Logarithmic Hash Grid Search	152	5.8	0.34	16.0
XSBench – Unionized Grid Search	4,248	5.3	0.19	8.9

- The different algorithms represent different methods of accomplishing the same task
- They trade reductions in memory footprint for increases in floating point work
- These results show that for this task, it's more advantageous to minimize work rather than maximize efficiency



Run as:

./rsbench -m event -l 17000000



AMR-WIND ON INTEL GEN9 GPU BY JAEHYUK KWACK



U.S. DEPARTMENT OF ENERGY Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.



AMR-WIND

- One of Physics modules of ECP ExaWind project
- A massively parallel, block-structured adaptive-mesh CFD code
 - An incompressible Navier-Stokes solver
 - Including neutral ABL (Atmospheric Boundary Layer) physics
 - A background solver when coupled with a near-body solver (e.g., Nalu-Wind) with overset methodology to perform blade-resolved simulations of multiple wind turbines within a wind farm.
- Aurora programming model: DPC++
- Dependency: AMReX
- Key development teams
 - NREL (ExaWind project): Mike Sprague, Jon Rood, Paul Mullowney
 - LBL (AMReX project): Weiqun Zhang





(Image credit: NREL)

Argonne (

U.S. DEPARTMENT OF U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.

AMR-WIND ON INTEL GPU At the 5th time step

- AMR-Wind version :: 6af41101-DIRTY
- AMReX version :: 21.04
- Input: abl_godunov.i
 - amr.n_cell=128 128 128
 - amr.max_grid_size = {16, 32, 64, 128}
 - time.max_step = 5
- Wall time at 5th time step

max_grid_size	16	32	64	128
WT_Pre	0.0745	0.00964	0.0057	0.00452
WT_Solve	48.65	8.667	4.724	3.707
WT_Post	3.76	2.26	1.78	1.54
WT_Total	52.49	10.94	6.514	5.248



49 Repeated process

ADVISOR ROOFLINE RESULTS

max_grid_size = 16 for 128^3 cells (e.g., MLPoisson::Fsmooth)



SUMMARY	^	ROOFLINE	^			
Elapsed Time 2.28s	GINTOPS 56.44	Bounded by Int32 Vector Add Peak				
	GFLOPS 12.80	629.39 Int32 Vector Add Peak				
Work Size 11008, 1536, 256	Local 256	U TITELY				
		56.44	0.412 GB 0.199 GB			
		INTOP/E	3yte (Arithmetic Intensity)			
			312.35			
MEMORY METRICS	~	OP/S and Bandwidth \wedge				
Impacts ②		CINTORS:	EG 44 out of 62			
L3	28%	GFLOPS: (2)	12.80 out of 15			
GTI (Memory)	71%	CARM Bandwidth: ③	21.34 GB/sec			
0		SLM Bandwidth: ②	0 out of 58			
Shares 🕜	0.412CB	L3 Bandwidth: ②	0.18 out of 37			
23	0.41268	 GTI (Memory) Bandw. 	0.09 out of 73			
GTI (Memory)	0.199GB					
PERFORMANCE CHARACTERISTICS						
	Active:		6.8%			
	Stalled: (2)		26.6%			
	Idle:		66.5%			
SIMD Width: ③			16			
EU Threading Occupanc	су: 🕐		8.1%			
2 FPUs Active: ⑦			1.6%			

U.S. DEPARTMENT OF ENERGY Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC



ADVISOR ROOFLINE RESULTS

max_grid_size = 128 for 128^3 cells (e.g., MLPoisson::Fsmooth)







CONCLUDING REMARKS



ENERGY Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.



CONCLUDING REMARKS

- Argonne application developers and other US DOE collaborators have been actively porting their applications to Aurora testbed systems with Intel oneAPI toolkits for the coming Aurora Exa-scale supercomputer at Argonne National Laboratory.
- Intel Advisor successfully provides the detailed performance data via roofline analysis features on both Intel CPUs and GPUs.
- Call-to-actions
 - If you are working on ECP projects and interested in Aurora testbeds with Intel oneAPI toolkit, you can get the access via <u>https://www.jlse.anl.gov/accessing-jlse-resources/</u>.
 - If you are interested in Intel GPUs with Intel oneAPI toolkits for your own applications, you may try the Intel DevCloud system via the following link:
 - <u>https://www.intel.com/content/www/us/en/developer/tools/devcloud/overview.html</u>
 - Enjoy!





ACKNOWLEDGEMENT

- This work was supported by
 - the Argonne Leadership Computing Facility, which is a DOE Office of Science User Facility supported under Contract DE-AC02-06CH11357,
 - and by the Exascale Computing Project (17-SC-20-SC), a collaborative effort of two U.S.
 Department of Energy organizations (Office of Science and the National Nuclear Security Administration).
- We also gratefully acknowledge the computing resources provided and operated by the Joint Laboratory for System Evaluation (JLSE) at Argonne National Laboratory.
- We would like to thank Colleen Bertoni, Kris Row, and John Tramm at Argonne National Laboratory for sharing Argonne use-cases, Zakhar Matveev, Kirill Rogozhin, Yuila Efimenko, and Ekaterina Guseva for Advisor and Louise Huot for MKL for providing technical supports for issues, reviewing data and providing feedback for this study.





THANKS!



ENERGY Argonne National Laboratory is a U.S. Department of Energy laboratory managed by UChicago Argonne, LLC.

