Performance Tuning with the **Roofline Model on GPUs and CPUs**

2:30pm 3:10pm 3:35pm 4:00pm 4:30pm 4:55pm 5:20pm 5:40pm 6:00pm

Introduction to Roofline **Roofline on NVIDIA GPUs NERSC Roofline Use Cases** break **Roofline on Intel GPUs** ALCF Roofline Use Cases Advanced Roofline Topics **Profiling with TiMemory** closing remarks / Q&A

all



Samuel Williams **Samuel Williams Jonathan Madsen**

JaeHyuk Kwack Christopher Knight Khaled Ibrahim **Jonathan Madsen**



sene

aeHyuk Kwack Jonathan Madsen Samuel Williams

Computational Research Division Lawrence Berkeley National Lab SWWilliams@lbl.gov

NCE BERKELEY NATIONAL LABORATORY

ALCF Argonne-National Lab jkwack@a<mark>nl.gov</mark>

Khaled Ibrahim **Christopher Knight**

Computational Research Division Lawrence Berkeley National Lab KZlbrahim@lbl.gov

ALCF Argonne National Lab knightc@anl.gov



NERSC Lawrence Berkeley National Lab JRMadsen@lbl.gov



Introduction to the Roofine Mode

Samuel Williams

Computational Research Division Lawrence Berkeley National Lab SWWilliams@lbl.gov

BERKELEY NATIONAL LABORATORY





Acknowled genents

- This material is based upon work supported by the Advanced Scientific Computing Research Program in the U.S. Department of Energy, Office of Science, under Award Number DE-AC02-05CH11231.
- This material is based upon work supported by the DOE RAPIDS SciDAC Institute.
- This research used resources of the National Energy Research Scientific Computing Center (NERSC), which is supported by the Office of Science of the U.S. Department of Energy under contract DE-AC02-05CH11231.
 - This research used resources of the Oak Ridge Leadership Facility at the Oak Ridge National Laboratory which is supported by the Office of Science of the U.S. Department of Energy under Contract No. DE-AC05-000R22725.





We spend millions of dollars porting applications to CPUs and GPUs...

getting our money's worth?





Getting our money's worth?

Do we get good performance on application benchmarks?

- Imagine profiling a mix of GPUaccelerated benchmarks ...
- GFLOP/s alone may not be particularly insightful





- We could compare performance to a CPU...
 - Speedup may seem random
 - Aren't GPUs always 10x faster than a CPU?
 - If not, what does that tell us about architecture, algorithm or implementation?
 - Speedup' provides no insights into architecture, algorithm, or implementation.





- We could take a CS approach and look at performance counters...
 - Record microarchitectural events on CPUs/GPUs
 - Use arcane, architecture-specific terminology Ο
 - May be broken Ο
 - We may be able to show correlation Ο between events, but...
 - Improviding actionable guidance to **CS**, **AM**, applications, or procurement can prove elusive.

FRONTEND_RETIRED.LATENCY_GE_8_PS FRONTEND_RETIRED.LATENCY_GE_16_PS FRONTEND_RETIRED.LATENCY_GE_32_PS RS_EVENTS.EMPTY_END FRONTEND_RETIRED.L2_MISS_PS FRONTEND_RETIRED.L1I_MISS_PS FRONTEND_RETIRED.STLB_MISS_PS FRONTEND_RETIRED.ITLB_MISS_PS ITLB_MISSES.WALK_COMPLETED BR_MISP_RETIRED.ALL_BRANCHES_PS IDQ.MS_SWITCHES FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1_PS BR_MISP_RETIRED.ALL_BRANCHES_PS MACHINE_CLEARS.COUNT MEM_LOAD_RETIRED.L1_HIT_PS MEM_LOAD_RETIRED.FB_HIT_PS MEM_LOAD_UOPS_RETIRED.L1_HIT_PS MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS MEM_INST_RETIRED.STLB_MISS_LOADS_PS MEM_UOPS_RETIRED.STLB_MISS_LOADS_PS MEM_LOAD_RETIRED.L2_HIT_PSMEM_LOAD_UOPS_RETIRED.L2_HIT_PS MEM_LOAD_RETIRED.L3_HIT_PS MEM_LOAD_UOPS_RETIRED.LLC_HIT_PS MEM_LOAD_UOPS_RETIRED.L3_HIT_PS MEM_LOAD_RETIRED.L3_MISS_PS MEM_LOAD_UOPS_RETIRED.LLC_MISS_PS MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS_PS MEM_LOAD_UOPS_RETIRED.L3_MISS_PS MEM_INST_RETIRED.ALL_STORES_PS MEM_UOPS_RETIRED.ALL_STORES_PS ARITH.DIVIDER_ACTIVE ARITH.DIVIDER_UOPS ARITH.FPU_DIV_ACTIVE INST_RETIRED.PREC_DIST IDQ.MS_UOPS INST_RETIRED.PREC_DIST



- We could take the computer architect's approach and build a simulator to understand performance nuances...
 - Modern architectures are incredibly complex
 - Simulators may perfectly reproduce performance
 - Deluge of information interpretable only by computer architects
 - worse, might incur 10⁶x slowdowns
 - Provide no insights into quality or limits of algorithm or implementation.
 - Provide no guidance to CS, AM, applications, or procurement.





What's missing...

- Each community speaks their own language and develops specialized tools/methodologies
- Need common mental model of application execution on target system
- Sacrifice accuracy to gain...
 - Architecture independence / extensibility Ο
 - Readily understandable by broad community Ο
 - Intuition, insights, and guidance to CS, AM, Ο apps, procurement, and vendors

Roofline is just such a model



https://crd.lbl.gov/departments/computer-science/PAR/research/roofline



- Which takes longer?
 - o Data Movement
 - Compute



Time = max { #FP ops / Peak GFLOP/s #Bytes / Peak GB/s



- Which takes longer?
 - o Data Movement
 - \circ Compute
- Is performance limited by compute or data movement?



Time
#FP ops= max1 / Peak GFLOP/s
#Bytes / #FP ops / Peak GB/s



- Which takes longer?
 - o Data Movement
 - o Compute
- Is performance limited by compute or data movement?



#FP ops
Time= min {Peak GFLOP/s
(#FP ops / #Bytes) * Peak GB/s



- Which takes longer?
 - o Data Movement
 - o Compute
- Is performance limited by compute or data movement?



GFLOP/s = min { AI * Peak GB/s

Arithmetic Intensity (AI) = measure of data locality



Arithmetic Intensity

- Measure of data locality (data reuse)
- Ratio of <u>Total Flops</u> performed to <u>Total Bytes</u> moved
- For the DRAM Roofline...
 - Total Bytes to/from DRAM
 - \circ $\,$ Includes all cache and prefetcher effects $\,$
 - Can be very different from total loads/stores (bytes requested)
 - Equal to ratio of sustained GFLOP/s to sustained GB/s (time cancels)



(DRAM) Roofline Model

GFLOP/s = min { AI * Peak GB/s

AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)

 Plot bound on Log-log scale as a function of AI (data locality)



Transition @ AI == Peak GFLOP/s / Peak GB/s == 'Machine Balance'



(DRAM) Roofline Model

Peak GFLOP/s AI * Peak GB/s GFLOP/s = min

AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)

- Plot bound on Log-log scale as a function of AI (data locality)
- Roofline tessellates the locality-performance plane into five regions...



Transition @ AI == Peak GFLOP/s / Peak GB/s == 'Machine Balance'



(DRAM) Roofline Model

Peak GFLOP/s AI * Peak GB/s $\mathbf{GFLOP/s} = \mathbf{min} \mathbf{4}$

AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)

- Plot bound on Log-log scale as a function of AI (data locality)
- Roofline tessellates the locality-performance plane into five regions...
- Measure application (AI,GF/s) and plot in the 2D locality-performance plane.



Transition @ AI == Peak GFLOP/s / Peak GB/s == 'Machine Balance'









- Typical machine balance is 5-10
 FLOPs per byte...
 - o 40-80 FLOPs per double to exploit compute capability
 - Artifact of technology and money
 - o Unlikely to improve

Consider STREAM Triad...

#pragma omp parallel for for(i=0;i<N;i++){ Z[i] = X[i] + alpha*Y[i]; }

- 2 FLOPs per iteration
- Transfer 24 bytes per iteration (read X[i], Y[i], write Z[i])
- AI = 0.083 FLOPs per byte == Memory bound





Conversely, 7-point constant coefficient stencil...



<pre>#pragma omp parallel for</pre>
<pre>for(k=1;k<dim+1;k++){< pre=""></dim+1;k++){<></pre>
<pre>for(j=1;j<dim+1;j++){< pre=""></dim+1;j++){<></pre>
<pre>for(i=1;i<dim+1;i++){< pre=""></dim+1;i++){<></pre>
new[k][j][i] = -6.0*old[k][j][i]
+ old[k][j][i-1]
+ old[k][j][i+1]
+ old[k][j-1][i]
+ old[k][j+1][i]
+ old[k-1][j][i]
+ old[k+1][j][i];
}}}



- Conversely, 7-point constant coefficient stencil...
 - o 7 FLOPs
 - o 8 memory references (7 reads, 1 store) per point
 - AI = 7 / (8*8) = 0.11 FLOPs per byte (measured at the L1)





- Conversely, 7-point constant coefficient stencil...
 - o 7 FLOPs
 - o 8 memory references (7 reads, 1 store) per point
 - Ideally, cache will filter all but 1 read and 1 write per point







- Conversely, 7-point constant coefficient stencil...
 - o 7 FLOPs
 - o 8 memory references (7 reads, 1 store) per point
 - o Ideally, cache will filter all but 1 read and 1 write per point
 - 7 / (8+8) = 0.44 FLOPs per byte (DRAM)

<pre>#pragma omp parallel for for(k=1:k=dim=1:k=1){</pre>
$\{V_{k} \in V_{k} \in V_{$
for(j=1;j <dim+1;j++){< td=""></dim+1;j++){<>
<pre>for(i=1;i<dim+1;i++){< pre=""></dim+1;i++){<></pre>
new[k][j][i] = -6.0*old[k][j][i]
+ old[k][j][i-1]
+ old[k][j][i+1]
+ old[k][j-1][i]
+ old[k][j+1][i]
+ old[k-1][j][i]
+ old[k+1][j][i];
}}}

	Com	p
P	erfect	C
¢	ţ	
	HE	31





- Conversely, 7-point constant coefficient stencil...
 - 7 FLOPs Ο
 - 8 memory references (7 reads, 1 store) per point Ο
 - Ideally, cache will filter all but 1 read and 1 write per point Ο
 - 7 / (8+8) = 0.44 FLOPs per byte (DRAM) \succ

== memory bound, but 5x the FLOP rate as TRIAD

#pragma omp parallel for
<pre>for(k=1;k<dim+1;k++){< pre=""></dim+1;k++){<></pre>
<pre>for(j=1;j<dim+1;j++){< pre=""></dim+1;j++){<></pre>
<pre>for(i=1;i<dim+1;i++){< pre=""></dim+1;i++){<></pre>
new[k][j][i] = -6.0*old[k][j][i]
+ old[k][j][i-1]
+ old[k][j][i+1]
+ old[k][j-1][i]
+ old[k][j+1][i]
+ old[k-1][j][i]
+ old[k+1][j][i];
}}}



Peak GFLOP/s GFLOP/s ≤ AI * HBM GB/s

7-point Stencil



• Think back to our mix of benchmarks...







• We can sort benchmarks by arithmetic intensity...





- We can sort benchmarks by arithmetic intensity...
- ... and compare performance relative to machine capabilities





Benchmarks near the roofline are making good use of computational resources



50% of Peak



- Benchmarks near the roofline are making good use of computational resources
 - benchmarks can have low performance (GFLOP/s), but make good use (%STREAM) of a machine



50% of Peak



- Benchmarks near the roofline are making good use of computational resources
 - benchmarks can have low performance (GFLOP/s), but make good use (%STREAM) of a machine
 - benchmarks can have <u>high performance</u> (GFLOP/s), but still make **poor use** of a machine (%peak)





Recap: Roofline is made of two components

Machine Model

- Lines defined by peak GB/s and GF/s
 (Benchmarking)
- Unique to each architecture
- \circ $\,$ Common to all apps on that architecture $\,$





Recap: Roofline is made of two components

Machine Model

- Lines defined by peak GB/s and GF/s
 (Benchmarking)
- o Unique to each architecture
- \circ $\,$ Common to all apps on that architecture $\,$

Application Characteristics

 Dots defined by application GFLOPs, GBs, and run time

(Application Instrumentation)

- \circ $\,$ Unique to each application $\,$
- Unique to each architecture

Attainable FLOP/s	Pe
	Arithmetic Intensity (Fl







Recap: Optimization Strategy

1. Get to the Roofline



50% of Peak



Recap: Optimization Strategy

- 1. Get to the Roofline
- 2. Reduce Data movement when bandwidth-limited
 - Bandwidth-bound implies run time is tied Ο to data movement and peak GB/s.
 - **Optimizations that reduce data** Ο movement will improve performance





Recap: Optimization Strategy

- 1. Get to the Roofline
- 2. Reduce Data movement when bandwidth-limited
 - Bandwidth-bound implies run time is tied Ο to data movement and peak GB/s.
 - Optimizations that reduce data movement Ο will improve performance
- 3. Reduce the number of #FLOPs when compute-bound
 - Compute bound implies run time is tied to Ο **#FLOPs and peak GFLOP/s**
 - **Optimizations that eliminate FLOPs will improve** Ο time-to-solution (but may reduce GFLOP/s)
 - Subtlety, this will reduce AI, but increase performance Ο



50% of Peak


How can performance ever be below the Roofline?







Theoretical vs. Empirical

Theoretical Roofline:

- Pin bandwidth == bits * GHz Ο
- Peak FLOPs == FPUs * GHz \bigcirc
- 1 C++ FLOP = 1 ISA FLOPΟ
- Data movement = Compulsory Misses Ο



Theoretical GFLOP/s



Theoretical vs. Empirical / Benchmarking

Theoretical Roofline:

- Pin bandwidth == bits * GHz \bigcirc
- Peak FLOPs == FPUs * GHz \bigcirc
- 1 C++ FLOP = 1 ISA FLOP \bigcirc
- Data movement = Compulsory Misses Ο
- **Empirical Roofline**:
 - Empirical bandwidth (STREAM) <= theoretical Ο
 - Empirical peak FLOP/s <= theoretical Ο





Empirical **GFLOP**/s



Theoretical vs. Empirical / FLOPs

Theoretical Roofline:

- Pin bandwidth == bits * GHz \bigcirc
- Peak FLOPs == FPUs * GHz \bigcirc
- 1 C++ FLOP = 1 ISA FLOP \bigcirc
- Data movement = Compulsory Misses Ο
- **Empirical Roofline**:
 - Empirical bandwidth (STREAM) <= theoretical Ο
 - Empirical peak FLOP/s <= theoretical Ο
 - 1 C++ FLOP >= 1 ISA FLOP (e.g. divide) Ο





Theoretical vs. Empirical / Bytes

Theoretical Roofline:

- Pin bandwidth == bits * GHz \bigcirc
- Peak FLOPs == FPUs * GHz \bigcirc
- 1 C++ FLOP = 1 ISA FLOP \bigcirc
- Data movement = Compulsory Misses Ο
- **Empirical Roofline**:
 - Empirical bandwidth (STREAM) <= theoretical Ο
 - Empirical peak FLOP/s <= theoretical Ο
 - 1 C++ FLOP >= 1 ISA FLOP (e.g. divide)Ο
 - Data movement >> Compulsory Misses Ο



Empirical **GFLOP**/s

rue Al using empirical FLOPs & empirical Bytes



Theoretical vs. Empirical / Bytes

Theoretical Roofline:

- Pin bandwidth == bits * GHz \bigcirc
- Peak FLOPs == FPUs * GHz \bigcirc
- 1 C++ FLOP = 1 ISA FLOP \bigcirc
- Data movement = Compulsory Misses Ο
- **Empirical Roofline**:
 - Empirical bandwidth (STREAM) <= theoretical Ο
 - Empirical peak FLOP/s <= theoretical Ο
 - 1 C++ FLOP >= 1 ISA FLOP (e.g. divide)Ο
 - Data movement >> Compulsory Misses \bigcirc
- Use benchmarking tools to construct the Roofline model (ceilings)
- Use Profiling tools to populate the Roofline model (dots)



rue Al using empirical FLOPs & empirical Bytes

Empirical **GFLOP**/s

How else can performance be below the Roofline?

Simple DRAM model can be insufficient for a variety of reasons...

DRAM's not the bottleneck...

 Cache bandwidth and cache locality
PCle bandwidth

...The Hierarchical Roofline Model



Arithmetic Intensity (FLOP:Byte)

Not enough of Vector/Tensor instr.

- \circ No FMA
- $_{\odot}$ Mixed Precision
- \circ No Tensor Core OPs

... Additional Ceilings

C. Yang, T. Kurth, S. Williams, "Hierarchical Roofline analysis for GPUs: Accelerating performance optimization for the NERSC-9 Perlmutter system", CCPE, 2019.



Lack of Parallelism...

- Idle Cores/SMs
- Insufficient ILP/TLP
- Divergence and Predication

.. Roofline Scaling Trajectories

Roc

. Ibrahim, S. Williams, L. Oliker, Performance Analysis of GPU rogramming Models using the Roofline caling Trajectories", BEST PAPER, ench 2019



Performance (warp GIPS)

ger-heavy Codes... n-FP inst. impede DPs

FP instructions

he Instruction fline Model

g, S. Williams, "An Instruction e Model for GPUs", BEST R, PMBS, 2019.





Below the Roofine? Memory Hierarchy and Cache Bottlenecks







Memory Hierarchy

- CPUs/GPUs have multiple levels of memory/cache
 - \circ Registers
 - \circ L1, L2, L3 cache
 - HBM/HBM (KNL/GPU device memory)
 - DDR (main memory)
 - NVRAM (non-volatile memory)





46

Memory Hierarchy

 CPUs/GPUs have different bandwidths for each level





Memory Hierarchy

- CPUs/GPUs have different bandwidths for each level
 - o different machine balances for each level





48

Memory Hierarchy

- CPUs/GPUs have different bandwidths for each level
 - different machine balances for each level \bigcirc
- Applications have locality in each level
 - different data movements for each level Ο





49

Memory Hierarchy

- CPUs/GPUs have different bandwidths for each level
 - \circ different machine balances for each level
- Applications have locality in each level
 - \circ different data movements for each level
 - o different arithmetic intensity for each level



Arithmetic Intensity

GFLOPs L1 GB GFLOPs L2 GB GFLOPs L3 GB GFLOPs DRAM GB



For each additional level of the memory hierarchy, we can add another term to our model...

 AI_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



For each additional level of the memory hierarchy, we can add another term to our model...



 AI_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



For each additional level of the memory hierarchy, we can add another term to our model...



Al_x (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



- Plot equation in a single figure...
 - "Hierarchical Roofline" Model Ο



T. Koskela, Z. Matveev, C. Yang, A. Adedoyin, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, S. Williams, "A Novel Multi-Level 53 Integrated Roofline Model Approach for Performance Characterization", ISC, 2018.



- Plot equation in a single figure...
 - "Hierarchical Roofline" Model Ο
 - Bandwidth ceiling (diagonal line) for each Ο level of memory



T. Koskela, Z. Matveev, C. Yang, A. Adedovin, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, S. Williams, "A Novel Multi-Level 54 Integrated Roofline Model Approach for Performance Characterization", ISC, 2018.



- Plot equation in a single figure...
 - "Hierarchical Roofline" Model Ο
 - Bandwidth ceiling (diagonal line) for each Ο level of memory
 - Arithmetic Intensity (dot) for each level of Ο memory





- Plot equation in a single figure...
 - "Hierarchical Roofline" Model \bigcirc
 - Bandwidth ceiling (diagonal line) for each Ο level of memory
 - Arithmetic Intensity (dot) for each level of Ο memory
 - performance is ultimately the minimum of these bounds





- Plot equation in a single figure...
 - "Hierarchical Roofline" Model \bigcirc
 - Bandwidth ceiling (diagonal line) for each Ο level of memory
 - Arithmetic Intensity (dot) for each level of Ο memory
 - performance is ultimately the minimum of these bounds
- If L2 bound, we see DRAM dot well below DRAM ceiling



T. Koskela, Z. Matveev, C. Yang, A. Adedoyin, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, S. Williams, "A Novel Multi-Level 57 Integrated Roofline Model Approach for Performance Characterization", ISC, 2018.



Cache Hit Rates

Widely separated Arithmetic Intensities indicate high reuse in the (L2) cache



Arithmetic Intensity (FLOP:Byte)

T. Koskela, Z. Matveev, C. Yang, A. Adedovin, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, S. Williams, "A Novel Multi-Level 58 Integrated Roofline Model Approach for Performance Characterization", ISC, 2018.



Cache Hit Rates

- Widely separated Arithmetic Intensities indicate high reuse in the (L2) cache
- Similar Arithmetic Intensities indicate effectively no (L2) cache reuse (== streaming)



Arithmetic Intensity (FLOP:Byte)





Below the Roofine? Return of CISC







Return of CISC

- Vectors have their limits (finite DLP, register file energy scales with VL, etc...)
- Death of Moore's Law is reinvigorating Complex Instruction Set Computing (CISC)
- Modern CPUs and GPUs are increasingly reliant on special (fused) instructions that perform multiple operations (fuse common instruction sequences)...
 - FMA (Fused Multiply Add): z=a*x+y ...*z*,*x*,*y* are vectors or scalars Ο
 - 4FMA (Quad FMA): z=A*x+z ... A is a FP32 matrix; x,z are vectors Ο
 - Z=AB+C WMMA (Tensor Core): ...A,B are FP16 matrices; Z,C are FP32 Ο
- > Define a set of "ceilings" based on instruction type (all tensor, all FMA, or all FADD)



Floating-Point and Mixed Precision Ceilings

- Consider NVIDIA Volta GPU
- We may define 3 performance ceilings...
 - 15 TFLOPS for FP32 FMA \bigcirc
 - 7.5 TFLOPs for FP32 Add
 - ~100 TFLOPs for FP16 Tensor \bigcirc





Floating-Point and Mixed Precision Ceilings

- When calculating (AI,GFLOP/s), count the total FLOPs from all types of instructions
- DL performance can often be well below nominal Tensor Core peak





Floating-Point and Mixed Precision Ceilings

- When calculating (AI,GFLOP/s), count the total FLOPs from all types of instructions
- DL performance can often be well below nominal Tensor Core peak
- DL applications are a mix Tensor, FP16, and FP32 instructions
- Thus, there is an <u>ceiling</u> on performance defined by the mix of instructions





Below the Roofline? FPU Starvation

ERKFL

.....

.EY LAB

E BERKELEY NATIONAL LABORATORY





- CPUs and GPUs have finite instruction fetch/decode/issue bandwidth
- The number of FPUs dictates the FP issue rate required to hit peak

Ratio of these two rates is the minimum FP instruction fraction required to hit peak



- Consider...
 - 4-issue CPU (or GPU) Ο
 - 2 FP data paths Ο
 - >50% of the instructions must be FP to have any chance at peak performance





Peak GFLOP/s ≥50% FP 25% FP (75% int) 12% FP (88% int)

Conversely,

- Keeping 2 FP data paths, Ο
- but downscaling to 2-issue CPU (or GPU) Ο
- 100% of the instructions must be FP to get peak performance





Conversely,

- Keeping 2 FP data paths,
- but downscaling to 2-issue CPU (or GPU)
- > 100% of the instructions must be FP to get peak performance





Conversely,

- Keeping 2 FP data paths,
- but downscaling to 2-issue CPU (or GPU)
- 100% of the instructions must be FP to get peak performance
- Codes that would have been memorybound are now decode/issue-bound.







BERKELEY LAB BERKELEY LAB LAWRENCE BERKELEY NATIONAL LABORATORY



Recap

Roofline bounds performance as a function of Arithmetic Intensity

- Horizontal Lines = Compute Ceilings Ο
- Diagonal Lines = Bandwidth Ceilings Ο
- Bandwidth ceilings are always parallel on log-log scale Ο
- **Collectively, define an upper limit on performance (speed-of-light)** Ο
- Loop Arithmetic Intensity (for each level of memory)
 - **Total FLOPs / Total Data Movement** (for that level of memory) Ο
 - Measure of a loop's temporal locality Ο
 - Includes <u>all</u> cache effects Ο
- Plotting loops on the (Hierarchical) Roofline
 - Each loop has one dot per level of memory Ο
 - x-coordinate = arithmetic intensity at that level Ο
 - y-coordinate = performance (e.g. GFLOP/s) Ο
 - Proximity to associated ceiling is indicative of a performance bound Ο
 - Proximity of dots to each other is indicative of **streaming** behavior (low cache hit rates) Ο




Why would you use Roofline?

- Understand performance differences between Architectures, Programming Models, implementations, etc...
 - Why do some Architectures/Implementations move more data than others? Ο
 - Why do some compilers outperform others? Ο
- Predict performance on future machines / architectures
 - Set realistic performance expectations Ο
 - Drive for HW/SW Co-Design Ο
- Identify performance bottlenecks & motivate software optimizations
- Determine when we're done optimizing code
 - Assess performance relative to machine capabilities Ο
 - Track progress towards optimality Ο
 - Motivate need for algorithmic changes Ο





Roofline Model defines the basic concepts and equations.









System Characterization defines the shape of the Roofline (peak bandwidths and FLOP/s)













- Application Characterization determines...
 - Intensity and Performance of each loop Ο
 - Position of any implicit ceilings Ο







Application Characterization (Instrumentation)



Visualization tools combine all data together and provide analytical capability









Rest of Tutorial

- Tools for Roofline analysis on NVIDIA GPUs and use cases at NERSC
- Tools for Roofline analysis on Intel GPUs/CPUs and use cases at ALCF
- Advanced Roofline topics
- Using TiMemory for portable application profiling









