

NATIONAL LABORATORY

Performance Modeling and Analysis

Samuel Williams

Computational Research Division Lawrence Berkeley National Lab







Acknowledgements

Jack Deslippe, Charlene Yang, Doug Doerfler, Matt Cordery, Khaled Ibrahim, Lenny Oliker, Protonu Basu, Terry Ligocki, Brian Van Straalen (LBL), Linda Lo (formerly Utah), Zakhar Matveev (Intel), Roman Belenov (Intel)





LAWRENCE BERKELEY NATIONAL LABORATORY

Acknowledgements

- This material is based upon work supported by the Advanced Scientific Computing Research Program in the U.S. Department of Energy, Office of Science, under Award Number DE-AC02-05CH11231.
- This material is based upon work supported by the DOE RAPIDS SciDAC Institute.
- This research used resources of the National Energy Research Scientific Computing Center (NERSC), which is supported by the Office of Science of the U.S. Department of Energy under contract DE-AC02-05CH11231.
- This research used resources of the Oak Ridge Leadership Facility at the Oak Ridge National Laboratory, which is supported by the Office of Science of the U.S. Department of Energy under Contract No. DE-AC05-00OR22725.







ELEY NATIONAL LABORATORY

Introduction to Performance Modeling





Why Use Performance Models or Tools?

- Understand performance differences between Architectures, Programming Models, implementations, etc...
- Predict performance on future machines / architectures
 - Sets realistic expectations on performance for future procurements
 - Used for HW/SW Co-Design to ensure future architectures are well-suited for the computational needs of today's applications.
- Identify performance bottlenecks & motivate software optimizations
- **Determine when we're done optimizing**
 - Assess performance relative to machine capabilities
 - Motivate need for algorithmic changes ٠





Computational Complexity

- Assume run time is correlated with the number of operations (e.g. FP ops)
- Users define parameterize their algorithms, solvers, kernels
- Count the number of operations as a function of those parameters
- Demonstrate run time is correlated with those parameters



```
#pragma omp parallel for
for(i=0;i<N;i++){
for(j=0;j<N;j++){
double Cij=0;
r(k=0;k<N;k++){
ij += A[i][k] * B[k][j];
][j] = sum;
```

GEMM: O(N³) complexity where N is the number of rows (equation

Why did we depart from ideal scaling?



Data Movement Complexity

- Assume run time is correlated with the amount of data accessed (or moved)
- Easy to calculate amount of data accessed... count array accesses
- Data moved is more complex as it requires understanding cache behavior...
 - Compulsory¹ data movement (array • sizes) is a good initial guess...
 - ... but needs refinement for the effects of finite cache capacities

¹Hill et al, "Evaluating Associativity in CPU Caches", IEEE Trans. Comput., 1989.





expensive... Performing FLOPs, or Moving words from memory

Data O(N) $O(N^2)$ $O(N^2)$ O(N)

Machine Balance and Arithmetic Intensity

- Data movement and computation can operate at different rates
- We define machine balance as the ratio of...

Balance = Peak DP FLOP/s Peak Bandwidth

...and arithmetic intensity as the ratio of...

FLOPs Performed Data Moved







Distributed Memory Performance Modeling

- In distributed memory, one communicates by sending messages between processors.
- Messaging time can be constrained by several components...
 - Overhead (CPU time to send/receive a message) ٠
 - Latency (time message is in the network; can be hidden)
 - Message throughput (rate at which one can send small messages... messages/second)
 - Bandwidth (rate one can send large messages... GBytes/s)
- Bandwidths and latencies are further constrained by the interplay of network architecture and contention
- Distributed memory versions of our algorithms can be differently stressed by these components depending on N and P (#processors)





Computational Depth

- Parallel machines incur substantial overheads on synchronization (shared memory), point-to-point communication, reductions, and broadcasts.
- We can classify algorithms by depth (max depth of the algorithm's dependency chain)
- If dependency chain crosses process boundaries, we incur substantial overheads.





- Many different components can contribute to kernel run time.
- Some are characteristics of the application, some are characteristics of the machine, and some are both (memory access pattern + caches).

#FP operations FLOP/s Cache data movement Cache GB/s DRAM data movement DRAM GB/s PCIe data movement PCIe bandwidth Depth OMP Overhead MPI Message Size Network Bandwidth MPI Send: Wait ratio Network Gap #MPI Wait's Network Latency



Can't think about all these terms all the time for every application...





Because there are so many components, performance models often conceptualize the system as being dominated by one or more of these components.

> **#FP operations FLOP/s** Cache data movement Cache GB/s DRAM data movement DRAM GB/s PCIe data movement PCIe bandwidth Depth OMP Overhead MPI Message Size Network Bandwidth MPI Send:Wait ratio Network Gap LogP #MPI Wait's Network Latency



Because there are so many components, performance models often conceptualize the system as being dominated by one or more of these components.

> **#FP operations FLOP/s** Cache data movement Cache GB/s DRAM data movement DRAM GB/s PCIe data movement PCIe bandwidth Depth OMP Overhead MPI Message Size Network Bandwidth MPI Send: Wait ratio Network Gap #MPI Wait's Network Latency

Alexandrov, et al, "LogGP: incorporating long messages into the LogP model - one step closer

towards a realistic model for parallel computation", SPAA, 1995.





Implications of Architectural Evolution...

- Historically, many performance models and simulators tracked time to predict performance (i.e. counting seconds or counting cycles)
- The last two decades saw a number of latency-hiding techniques...
 - Out-of-order execution (hardware discovers parallelism to hide latency)
 - HW stream prefetching (hardware speculatively loads data)
 - Massive thread parallelism (independent threads satisfy the latency-bandwidth product)
- resulted in a shift from a latency-limited computing regime to a throughput-limited computing regime





Roofline Model

- **Roofline Model** is a throughput-oriented performance model
- Tracks rates not times
- Uses bound and bottleneck analysis
- Independent of ISA and architecture (applies to CPUs, GPUs, Google TPUs¹, etc...)



https://crd.lbl.gov/departments/computer-science/PAR/research/roofline



Because there are so many components, performance models often conceptualize the system as being dominated by one or more of these components.



Williams et al. "Roofline: An Insightful Visual Performance Model For Multicore Architectures".





ELEY NATIONAL LABORATORY

Introduction to the Roofine Mode





- One could hope to always attain peak performance (FLOP/s)
- However, finite locality (reuse) and bandwidth limit performance.
- Assume:
 - Idealized processor/caches
 - Cold start (data in DRAM)

#FP ops / Peak GFLOP/s #Bytes / Peak GB/s Time = max ≺





- One could hope to always attain peak performance (FLOP/s)
- However, finite locality (reuse) and bandwidth limit performance.
- Assume:
 - Idealized processor/caches
 - Cold start (data in DRAM)



1 / Peak GFLOP/s #Bytes / #FP ops / Peak GB/s Time = max **#FP ops**



- One could hope to always attain peak performance (FLOP/s)
- However, finite locality (reuse) and bandwidth limit performance.
- Assume:
 - Idealized processor/caches
 - Cold start (data in DRAM) •



Peak GFLOP/s #FP ops Time (#FP ops / #Bytes) * Peak GB/s



- One could hope to always attain peak performance (FLOP/s)
- However, finite locality (reuse) and bandwidth limit performance.
- Assume:
 - Idealized processor/caches
 - Cold start (data in DRAM)



Note, Arithmetic Intensity (AI) = Flops / Bytes (as presented to DRAM)





Arithmetic Intensity

- The most important concept in Roofline is Arithmetic Intensity
- Measure of data locality (data reuse)
- Ratio of **Total Flops** performed to **Total Bytes** moved
- For the DRAM Roofline...
 - Total Bytes to/from DRAM and includes all cache and prefetcher effects Ο
 - Can be very different from total loads/stores (bytes requested) Ο
 - Equal to ratio of sustained GFLOP/s to sustained GB/s (time cancels)





- Plot Roofline bound using Arithmetic Intensity as the x-axis
- Log-log scale makes it easy to doodle, extrapolate performance along Moore's Law, etc...
- Kernels with AI less than machine balance are ultimately DRAM bound (we'll refine this later...)





- Typical machine balance is 5-10 flops per byte...
 - 40-80 flops per double to exploit compute capability
 - Artifact of technology and money •
 - Unlikely to improve ٠
- Consider STREAM Triad...

#pragma omp parallel for for(i=0;i<N;i++){</pre> Z[i] = X[i] + alpha*Y[i];

- 2 flops per iteration •
- Transfer 24 bytes per iteration (read X[i], Y[i], write Z[i]) ٠
- AI = 0.083 flops per byte == Memory bound ٠





- Conversely, 7-point constant coefficient stencil...
 - 7 flops •
 - 8 memory references (7 reads, 1 store) per point •
 - AI = 0.11 flops per byte (L1) •

```
#pragma omp parallel for
for(k=1;k<dim+1;k++){</pre>
for(j=1;j<dim+1;j++){</pre>
for(i=1;i<dim+1;i++){</pre>
 new[k][j][i] = -6.0*old[k ][j ][i
                     + old[k ][j ][i-1]
                     + old[k ][j ][i+1]
                     + old[k ][j-1][i
                     + old[k ][j+1][i
                     + old[k-1][j
                     + old[k+1][j ][i
}}}
```





- Conversely, 7-point constant coefficient stencil...
 - 7 flops •
 - 8 memory references (7 reads, 1 store) per point •
 - Cache can filter all but 1 read and 1 write per point ٠
 - AI = 0.44 flops per byte •





Cache Bandwidth



Conversely, 7-point constant coefficient stencil...

- 7 flops
- 8 memory references (7 reads, 1 store) per point •
- Cache can filter all but 1 read and 1 write per point ٠
- AI = 0.44 flops per byte == memory bound, •

but 5x the flop rate





Peak FLOP/s GFLOP/s ≤ AI * DRAM GB/s

7-point Stencil





ABORATORY

Question:

Will Performance Always Lie on the Roofline?





Can performance be below the Roofline?

- Analogous to stating that one can always attain either...
 - Peak Bandwidth
 - Peak FLOP/s

No, there can be other performance bottlenecks...

- Cache bandwidth / locality
- Lack of vectorization / SIMDization
- Load imbalance
- \bigcirc . . .







BERKELEY NATIONAL LABORATORY

Extending the Roofline: Memory Hierarchy







Data Movement

L1 GB

L2 GB

MCDRAM GB

DRAM GB



- Processors have multiple levels of memory/cache
 - Registers
 - L1, L2, L3 cache
 - MCDRAM/HBM (KNL/GPU device memory)
 - DDR (main memory)
 - NVRAM (non-volatile memory)
- Applications have locality in each level
 - Unique data movements imply unique Al's
 - Moreover, each level will have unique peak and sustained bandwidths



Data Movement

L1 GB

L2 GB

MCDRAM GB

DRAM GB



- Processors have multiple levels of memory/cache
 - Registers
 - L1, L2, L3 cache
 - MCDRAM/HBM (KNL/GPU device memory)
 - DDR (main memory)
 - NVRAM (non-volatile memory)
- Applications have locality in each level
 - Unique data movements imply unique Al's
 - Moreover, each level will have unique peak and sustained bandwidths



Arithmetic Intensity

GFLOPs L1 GB GFLOPs L2 GB <u>GFLOPs</u> MCDRAM GB

DRAM GB



- Construct superposition of Rooflines...
 - Measure bandwidth
 - Measure AI for each level of memory
 - Although an loop nest may have multiple ulletAl's and multiple bounds (flops, L1, L2, ... **DRAM**)...
 - ... performance is bound by the • minimum





- Construct superposition of Rooflines...
 - Measure bandwidth
 - Measure AI for each level of memory
 - Although an loop nest may have multiple Al's and multiple bounds (flops, L1, L2, ... DRAM)...
 - ... performance is bound by the minimum




Hierarchical Roofline

- Construct superposition of Rooflines...
 - Measure bandwidth
 - Measure AI for each level of memory
 - Although an loop nest may have multiple ulletAl's and multiple bounds (flops, L1, L2, ... **DRAM**)...
 - ... performance is bound by the • minimum





Hierarchical Roofline

- Construct superposition of Rooflines...
 - Measure bandwidth
 - Measure AI for each level of memory
 - Although an loop nest may have multiple Al's and multiple bounds (flops, L1, L2, ... DRAM)...
 - ... performance is bound by the minimum





NUMA Effects

- Cori's Haswell nodes are built from 2 Xeon processors (sockets)
 - Memory attached to each socket (fast)
 - Interconnect that allows remote memory access (slow == NUMA)
 - Improper memory allocation can result in more than a 2x performance penalty









BERKELEY LAB

BERKELEY NATIONAL LABORATORY

Extending the Roofline: In-Core Effects



In-Core Parallelism

- We have assumed one can attain peak flops with high locality.
- In reality, we must …
 - Vectorize loops (16 flops per instruction)
 - Use special instructions (e.g. FMA)
 - Ensure FP instructions dominate the instruction mix
 - Use all cores & sockets
- Without these, ...
 - Peak performance is not attainable
 - Some kernels can transition from memory-bound to compute-bound





Data Parallelism (e.g. SIMD)

- Most processors exploit some form of SIMD or vectors.
 - KNL uses 512b vectors (8x64b)
 - GPUs use 32-thread warps (32x64b) •
- In reality, applications are a mix of scalar and vector instructions.
 - **Performance is a weighted average** ٠ between SIMD and no SIMD





Data Parallelism (e.g. SIMD)

- Most processors exploit some form of SIMD or vectors.
 - KNL uses 512b vectors (8x64b)
 - GPUs use 32-thread warps (32x64b)
- In reality, applications are a mix of scalar and vector instructions.
 - Performance is a weighted average between SIMD and no SIMD
 - There is an implicit ceiling based on this weighted average

able FLOP/s	DDR	Full v
tain		No v
At		
	Arithmetic Intens	sit

vectorization

Partial vectorization vectorization

Memory-bound codes can become compute-bound



Return of Complex Instruction Set Computing

- Death of Moore's Law is reinvigorating CISC
- Modern CPUs and GPUs are increasingly reliant on special (fused) instructions that perform multiple operations.

0	FMA (Fused Multiply Add):	z=a*x+y	z,x,y are vectors or scalars
0	4FMA (quad FMA):	z=A*x+z	A is a FP32 matrix; x,z are
0	WMMA (Tensor Core):	Z=AB+C	Z,A,B,C are FP16 matrices

Performance is now a weighted average of scalar, vector, FMA, and WMMA operations.



ars are vectors



Return of CISC

- Total lack of FMA reduces performance by 2x on KNL. (4x on Haswell)
- In reality, applications are a mix of FMA, FAdd, and FMul.
 - Performance is a weighted average
 - There is an implicit ceiling based on this weighted average





Return of CISC

- On Volta, Tensor cores can provide 100TFLOPs of FP16 performance (vs. 7.5 TFLOPS for DP FMA)
- Observe, machine balance has now grown to …
 - 100 TFLOP/s / 800 GB/s
 - = 250 FP16 ops per word !!





DP FMA Peak

DP Add Peak



- Superscalar processors have finite instruction fetch/decode/issue bandwidth (e.g. 4 instructions per cycle)
- Moreover, the number of FP units dictates the FP issue rate required to hit peak (e.g. 2 vector instructions per cycle)
- Ratio of these two rates is the minimum FP instruction fraction required to hit peak





- Haswell CPU
 - 4-issue superscalar ٠
 - Only 2 FP data paths ullet
 - Requires 50% of the instructions to be FP to get peak performance







Haswell CPU

- 4-issue superscalar
- Only 2 FP data paths ullet
- Requires 50% of the instructions to be FP to get peak performance
- Conversely, on KNL...
 - 2-issue superscalar
 - 2 FP data paths
 - Requires 100% of the instructions to be FP to get peak performance







Haswell CPU

- 4-issue superscalar
- Only 2 FP data paths ullet
- Requires 50% of the instructions to be FP to get peak performance
- Conversely, on KNL...
 - 2-issue superscalar
 - 2 FP data paths
 - Requires 100% of the instructions to be ulletFP to get peak performance







Haswell CPU

- 4-issue superscalar
- Only 2 FP data paths
- Requires 50% of the instructions to be FP to get peak performance
- Conversely, on KNL...
 - 2-issue superscalar
 - 2 FP data paths
 - Requires 100% of the instructions to be FP to get peak performance
 - Codes that would have been memorybound are now decode/issue-bound.







- On Volta, each SM is partitioned among 4 warp schedulers
- Each warp scheduler can dispatch 32 threads per cycle
- However, it can only execute 8 DP FP instructions per cycle.
- i.e. there is plenty of excess instruction issue bandwidth available for non-FP instructions.









BERKELEY LAB

NATIONAL LABORATORY

Extending the Roofline: Modeling Cache Effects



 Naively, we can bound AI using only compulsory cache misses







- Naively, we can bound AI using only compulsory cache misses
- However, write allocate caches can lower Al







- Naively, we can bound AI using only compulsory cache misses
- However, write allocate caches can lower Al
- Cache capacity misses can have a huge penalty



$AI = \frac{\#FLOPs}{Compulsory Misses + Write Allocates + Capacity Misses}$



- Naively, we can bound AI using only compulsory cache misses
- However, write allocate caches can lower Al
- Cache capacity misses can have a huge penalty
- Compute bound became memory bound







BERKELEY LAB

INCE BERKELEY NATIONAL LABORATORY

So Why is Roofline Useful?





- Imagine a mix of loop nests
- FLOP/s alone may not be useful in deciding which to optimize first





• We can sort kernels by Al ...





- We can sort kernels by AI …
- ... and compare performance relative to machine capabilities





- Kernels near the roofline are making good use of computational resources
 - kernels can have low performance Ο (GFLOP/s), but make good use of a machine
 - kernels can have high performance Ο (GFLOP/s), but make poor use of a machine





Tracking Progress Towards Optimality

- One can conduct a Roofline optimization after every optimization (or once per quarter)
 - Tracks progress towards optimality Ο
 - Allows one to quantitatively speak to Ο ultimate performance / KPPs
 - Can be used as a motivator for new \bigcirc algorithms.







Roofline Scaling Trajectories

- Often, one plots performance as a function of thread concurrency
 - Carries no insight or analysis Ο
 - Provides no actionable information. \bigcirc







Roofline Scaling Trajectories

- Often, one plots performance as a function of thread concurrency
 - Carries no insight or analysis Ο
 - Provides no actionable information.
- Khaled Ibrahim developed a new way of using Roofline to analyze thread (or process) scalability
 - Create a 2D scatter plot of performance Ο as a function of AI and thread concurrency
 - Can identify loss in performance due to Ο increased cache pressure

Khaled Ibrahim, Samuel Williams, Leonid Oliker, "Roofline Scaling Trajectories: A Method for Parallel Application and Architectural Performance Analysis", HPCS Special Session on High Performance Computing Benchmarking and Optimization (HPBench), July 2018.

1000.0 Class A Class B Class C 0.00 GFlop/s 10.0 DRAM 1.0 0.1 0.05 0.50 0.01



roofline summary sp lbl





Roofline Scaling Trajectories

Observe...

- AI (data movement) varies with both Ο thread concurrency and problem size
- Large problems (green and red) move Ο much more data per thread, and eventually exhaust cache capacity
- Resultant fall in AI means they hit the Ο bandwidth ceiling quickly and degrade.
- Smaller problems see reduced AI, but Ο don't hit the bandwidth ceiling



roofline summary sp lbl





Broadly speaking, there are three approaches to improving performance:







- Broadly speaking, there are three approaches to improving performance:
- Maximize in-core performance (e.g. get compiler to vectorize)







- Broadly speaking, there are three approaches to improving performance:
- Maximize in-core performance (e.g. get compiler to vectorize)
- Maximize memory bandwidth (e.g. NUMA-aware, unit-stride)







- Broadly speaking, there are three approaches to improving performance:
- Maximize in-core performance (e.g. get compiler to vectorize)
- Maximize memory bandwidth (e.g. NUMA-aware, unit stride)
- Minimize data movement (e.g. cache blocking)









BERKELEY LAB

ICE BERKELEY NATIONAL LABORATORY

How do I build and use Roofline?



Machine Characterization

• "Theoretical Performance" numbers can be highly optimistic...

- Pin BW vs. sustained bandwidth
- TurboMode at low concurrency
- Underclocking for AVX
- Compiler failing on high-AI loops.

> Take marketing numbers with a grain of salt


Machine Characterization

- To create a Roofline model, we must benchmark...
 - **Sustained Flops** 0
 - Double/single/half precision
 - With and without FMA (e.g. compiler flag)
 - With and without SIMD (e.g. compiler flag)
 - Sustained Bandwidth \mathbf{O}
 - Measure between each level of memory/cache
 - Iterate on working sets of various sizes and identify plateaus
 - Identify bandwidth asymmetry (read:write ratio)
- Benchmark must run long enough to observe effects of power throttling



Machine Characterization

- "Theoretical Performance" numbers can be highly optimistic...
 - Pin BW vs. sustained bandwidth
 - TurboMode / Underclock for AVX
 - compiler failings on high-AI loops.
- LBL developed the Empirical Roofline Toolkit (ERT)...
 - Characterize CPU/GPU systems
 - Peak Flop rates
 - Bandwidths for each level of memory
 - MPI+OpenMP/CUDA == multiple GPUs





https://bitbucket.org/berkeleylab/cs-roofline-toolkit/

https://github.com/cyanguwa/nersc-roofline/

https://crd.lbl.gov/departments/computer-science/PAR/research/roofline/

Measuring Application Al and Performance

- To characterize execution with Roofline we need...
 - Time \bigcirc
 - **Flops** (=> FLOPs / time) Ο
 - **Data movement** between each level of memory (=> FLOPs / GB's)
- We can look at the full application...
 - Coarse grained, 30-min average Ο
 - Misses many details and bottlenecks Ο
- or we can look at individual loop nests...
 - Requires auto-instrumentation on a loop by loop basis Ο
 - Moreover, we should probably differentiate data movement or flops on a core-by-core basis. Ο





How Do We Count FLOPs?

Manual Counting

- Go thru each loop nest and count the number of FP operations
- Works best for deterministic loop bounds
- or parameterize by the number of iterations (recorded at run time)
- X Not scalable

Perf. Counters

- Read counter before/after
- ✓ More Accurate
- Low overhead (<%) == can run full MPI applications
- ✓ Can detect load imbalance
- X Requires privileged access
- X Requires manual instrumentation (+overhead) or full-app characterization
- **X** Broken counters = garbage
- X May not differentiate FMADD from FADD
- X No insight into special pipelines ⁷⁸

Binary Instrumentation

- Automated inspection of assembly at run time
- ✓ Most Accurate
- ✓ FMA-, VL-, and mask-aware
- Can count instructions by class/type
- Can detect load imbalance
- ✓ Can include effects from non-FP instructions
- ✓ Automated application to multiple loop nests
- X >10x overhead (short runs /
 - reduced concurrency)



How Do We Measure Data Movement?

Manual Counting

- Go thru each loop nest and estimate how many bytes will be moved
- Use a mental model of caches
- ✓ Works best for simple loops that stream from DRAM (stencils, FFTs, spare, ...)
- **X** N/A for complex caches
- Not scalable

Perf. Counters

- Read counter before/after
- \checkmark Applies to full hierarchy (L2, DRAM,
- ✓ Much more Accurate
- Low overhead (<%) == can run full MPI applications
- ✓ Can detect load imbalance
- Requires privileged access
- **X** Requires manual instrumentation (+overhead) or full-app characterization

Cache Simulation

- Build a full cache simulator driven by memory addresses
- ✓ Applies to full hierarchy and multicore
- ✓ Can detect load imbalance
- ✓ Automated application to multiple loop nests
- **X** Ignores prefetchers
- X >10x overhead (short runs / reduced concurrency)





Initially Cobbled Together Tools...

- Use tools known/observed to work on NERSC's Cori (KNL, HSW)...
 - Used Intel SDE (Pin binary instrumentation + ٠ emulation) to create software Flop counters
 - Used Intel VTune performance tool (NERSC/Cray ٠ approved) to access uncore counters
- Accurate measurement of FLOPs (HSW) and DRAM data movement (HSW and KNL)
- Used by NESAP (NERSC KNL application) readiness project) to characterize apps on Cori...

NER	SC Powering Scien
HOME ABOUT SCIENC	EAT NERSC SYSTEMS FOR USERS NEW
FOR USERS	Home = For Users = Application Pe
Live Status	MEASURING A
User Announcements	
» My NERSC	
» Getting Started	Arithmetic intensity is a measure
Connecting to NERSC	amount of memory accesses (B
» Accounts & Allocations	ratio (F/B). This application note
» Computational Systems	Emulator Toolkit (SDE) and VT
» Storage & File Systems	on using viune can be found he
» Application Performance	Performance Model.
NESAP	Historically processor manufac
Application Porting and	calculation. Some modern proc
Performance	provide counters for FLOPs. Ho
IXPUG	memory accesses, and VTune of
Performance and Debugg Tools	ng The SDE dynamic instruction tr
Measuring Arithmetic	instruction length, instruction c
Intensity	with SDE. In general the follow
» Data & Analytics	Edison and Cori Phase 1.
» Job Logs & Statistics	
Training & Tutorials	This application note provides a
» Software	critical for real applications as b
» Policies	more than a few minutes. And n
» User Surveys	
» NERSC Users Group	An example command line for S
» Help	
» Staff Blogs	\$ srun -n 4 -c 6 sde -ivb -d -i
» Request Repository Mai	ing
List	L
	Where:
	 Initial as a second for the second Fill
Need Help?	 -ivb is used to target Ed
	 -d specifies to only coll
	• -iform 1 turns on complete
	 -omix specifies the out;
	1
or 510-486-6821	 -i specines that each pr
	 -global_region will inclu
Account Support	
https://nim.nersc.gov	An example command line for h
accountsenersc.gov	An example command line for v
1 900 RE NEDRO	

http://www.nersc.gov/users/application-performance/measuring-arithmetic-intensity/

NERSC is LBL's production computing division CRD is LBL's Computational Research Division NESAP is NERSC's KNL application readiness project LBL is part of SUPER (DOE SciDAC3 Computer Science Institute)

80









More Recently...

- Use tools known/observed to work on NERSC's Cori (KNL, HSW)...
 - Used Intel SDE (Pin binary instrumentation + ٠ emulation) to create software Flop counters
 - Used LIKWID performance counter tool (NERSC/Cray approved) to access uncore counters
- Accurate measurement of FLOPs (HSW) and DRAM data movement (HSW and KNL)
- Used by NESAP (NERSC KNL application) readiness project) to characterize apps on Cori...

HOME ABOUT SCIENCE AT NI	Powering Scie
FOR USERS	Home » For Users » Application P
Live Status Liue Status Liue Announcements My NERSC Gonnecting to NERSC Connecting to NERSC Concurst & Allocations Computational Systems Storage & File Systems Application Performance NESAP Application Performance NESAP	MEASURING A Arithmetic intensity is a measu arount of memory accesses (if ratio (#7). This application on Emulator. Toolkit (BDE) and Y on using Viture can be found ip Performance Model. Historically, processor manufar calculation. Some modern proc
IXPUG Performance and Debugging Tools	memory accesses, and VTune
Measuring Arithmetic Intensity Data & Analytics	The SDE dynamic instruction tr instruction length, instruction c with SDE. In general the follow Edison and Cori Phase 1.
 Job Loga & Statistics Training & Tutorials Software Policies User Surveys 	This application note provides critical for real applications as I more than a few minutes. And
 NERSC Users Group Help Staff Blogs Request Repository Malling List 	An example command line for a
Need Help?	Where: -ivb is used to target Er
Out-of-hours Status and Password help Call operations: 1-800-66-NERSC, option 1 or 510-480-6821	 -d specifies to only coll -iform 1 turns on comp -omix specifies the out -i specifies that each p -global_region will inclu
Account Support https://nim.nersc.gov accounts@nersc.gov 1-800-66-NERSC, option 2	An example command line for

http://www.nersc.gov/users/application-performance/measuring-arithmetic-intensity/









- LIKWID provides easy to use wrappers for measuring performance counters...
 - ✓ Works on NERSC production systems
 - Distills counters into user-friendly metrics (e.g. MCDRAM Bandwidth) \checkmark
 - Minimal overhead (<1%) \checkmark
 - Scalable in distributed memory (MPI-friendly) \checkmark
 - Fast, high-level characterization \checkmark
 - No timing breakdowns
 - **X** Suffers from Garbage-in/Garbage Out

(i.e. hardware counter must be sufficient and correct)

https://github.com/RRZE-HPC/likwid

http://www.nersc.gov/users/software/performance-and-debugging-tools/likwid



Profiling with LIKWID

- Iikwid-perfctr (threaded) + likwid-mpirun (MPI/hybrid)
- no GUI
- low overhead
- no code instrumentation required
- no root access required
- no extra modules required to be installed

- -> SDE, VTune, etc
 -> CrayPat-tracing
 -> VTune
 -> VTune
- use Linux 'msr' module to access MSR (Model Specific Register) files
- Cori: module load vtune sbatch/salloc --perf=likwid module load likwid



Profiling with LIKWID (2)

Alternately, one can construct a script and monitor only process 0

```
srun -n8 -c32 ./a.out args
srun -n8 -c32 ./perfctr.sh ./a.out args
where perfctr.sh is
#!/bin/bash
let SLURM MPI RANK=$SLURM PROCID
if [ $SLURM MPI RANK = 0 ];then
# only process 0 runs likwid and it monitors only logical CPUs 0-31
likwid-perfctr -C 0-31 -g CACHES $@
else
$@
fi
```



<u>Likwid-perfctr –a (KNL)</u>

Group name	Description
HBM_OFFCORE	Memory bandwidth in MBytes/s for High Bandwidth Me
TLB_INSTR	L1 Instruction TLB miss rate/ratio
FLOPS_SP	Single Precision MFLOP/s
BRANCH	Branch prediction miss rate/ratio
L2CACHE	L2 cache miss rate/ratio
ENERGY	Power and Energy consumption
FRONTEND_STALLS	Frontend stalls
ICACHE	Instruction cache miss rate/ratio
TLB_DATA	L2 data TLB miss rate/ratio
MEM	Memory bandwidth in MBytes/s
DATA	Load to store ratio
L2	L2 cache bandwidth in MBytes/s
FLOPS_DP	Double Precision MFLOP/s
CLOCK	Power and Energy consumption
HBM_CACHE	Memory bandwidth in MBytes/s for High Bandwidth Me
HBM	Memory bandwidth in MBytes/s for High Bandwidth Me
UOPS_STALLS	UOP retirement stalls



mory (HBM) mory (HBM)

mory (HBM)

Using LIKWID for Roofline

- GPP kernel from BerkeleyGW
- Arithmetic Intensity = FLOPS / Bytes (= SDE / VTune) = FLOPS/sec / Bytes/sec = FLOPS DP / Bandwidth Peak FLOP/s
- AI (DRAM) = FLOPS_DP / Bandwidth (DRAM)
- Attainable FLOP/s AI (MCDRAM) = FLOPS DP / Bandwidth (MCDRAM)

 - AI (L2)= FLOPS_DP / Bandwidth (L2)AI (L1)= FLOPS_DP / Bandwidth (L1)
- **Performance** = **FLOPS_DP**





Arithmetic Intensity





• GPP kernel on KNL: **171.960 GFLOPS/sec**

- UOPS_RETIRED_PACKED_SIMD
- \circ UOPS_RETIRED_SCALAR_SIMD
- likwid-perfctr -C 0-63 -g FLOPS_DP ./gpp.knl.ex 512 2 32768 20
 8*UOPS_RETIRED_PACKED_SIMD+UOPS_RETIRED_SCALAR_SIMD

+	+		
Metric	Sum	Min	Max
Runtime (RDTSC) [s] STAT	940.8064	14.7001	14.7001
Runtime unhalted [s] STAT	402.9130	6.2371	9.8444
Clock [MHz] STAT	96000.0155	1499.9955	1500.0007
CPI STAT	86.0772	1.3396	1.5850
DP MFLOP/s (SSE assumed) STAT	44456.2105	688.9334	729.9324
DP MFLOP/s (AVX assumed) STAT	86957 6422	1347.4354	1429.2337
DP MFLOP/s (AVX512 assumed) STAT	171960.5065	2664.4393	2827.8362
Packed MUOPS/s STAT	21250.7162	329.2510	349.6506
Scalar MUOPS/s STAT	1954.7786	30.4313	30.6312
+	+		





MCDRAM and DDR GB/s

kernel on KNL: DDR 2.59GB/s + MCDRAM 63.71GB/s

- MC_CAS_READS/ MC_CAS_WRITES
- EDC_RPQ_INSERTS/ EDC_WPQ_INSERTS
- EDC_MISS_CLEAN/ EDC_MISS_DIRTY

Iikwid-perfctr -C 0-63 -g HBM_CACHE ./gpp.knl.ex 512 2 32768 20

+	+	+	+
Metric	Sum	Min	Ma
Runtime (RDTSC) [s] STAT	896.4352	14.0068	14.
Runtime unhalted [s] STAT	390.2173	6.0393	9.
Clock [MHz] STAT	95979.5220	1499.6763	1499.
CPI STAT	83.4239	1.2985	1.
MCDRAM Memory read bandwidth [MBytes/s] STAT	63246.3054	0	63246.
MCDRAM Memory read data volume [GBytes] STAT	885.8769	Θ	885.
MCDRAM Memory writeback bandwidth [MBytes/s] STAT	468.4857	Θ	468.
MCDRAM Memory writeback data volume [GBytes] STAT	6.5620	0	6.
MCDRAM Memory bandwidth [MBytes/s] STAT	63714.7910	Θ	63714.
MCDRAM Memory data volume [GBytes] STAT	692.4369	0	892.
DDR Memory read bandwidth [MBytes/s] STAT	2569.3065	Θ	2569.
DDR Memory read data volume [GBytes] STAT	35.9877	Θ	35.
DDR Memory writeback bandwidth [MBytes/s] STAT	21.1772	Θ	21.
DDR Memory writeback data volume [GBytes] STAT 📕	0.2966	0	0.
DDR Memory bandwidth [MBytes/s] STAT	2590.4837	0	2590.
DDR Memory data volume [GBytes] STAT	36.2643	0	36.







- kernel on KNL: L2 96.80GB/s
 - \circ L2_REQUESTS_REFERENCE
 - OFFCORE_RESPONSE_0_OPTIONS
- likwid-perfctr -C 0-63 -g L2 ./gpp.knl.ex 512 2 32768 20

	L		
Metric	Sum	Min	Max
Runtime (RDTSC) [s] STAT	895.5200	13.9925	13.992
Runtime unhalted [s] STAT	392.3078	6.0719	9.659
Clock [MHz] STAT	95999.4279	1499.9861	1499.991
CPI STAT	83.8844	1.3055	1.556
L2 non-RFO bandwidth [MBytes/s] STAT	96803.9243	1498.7686	1904.316
L2 non-RFO data volume [GByte] STAT	1354.5272	20.9715	26.646
L2 RFO bandwidth [MBytes/s] STAT	0	Θ	
L2 RFO data volume [GByte] STAT		Θ	
L2 bandwidth [MBytes/s] STAT	96803.9243	1498.7686	1904.316
L2 data volume [GByte] STAT	1.354528e+06	20971.5004	26646.129
+	++		+





Resultant Roofline

- AI (DRAM): 66.39
- AI (MCDRAM): 2.70
- AI (L2): 1.78
- AI (L1):
- Performance: 171.960 GFLOPS/s

1.01



Arithmetic Intensity



Marking Specific Regions

```
#include <likwid.h>
.....
LIKWID MARKER INIT;
#pragma omp parallel {
   LIKWID MARKER THREADINIT;
#pragma omp parallel {
   LIKWID MARKER START ("foo");
   #pragma omp for
   for(i = 0; i < N; i++) {
    data[i] = omp_get_thread_num();</pre>
                                             Focus on specific code regions
   LIKWID MARKER STOP("foo");
LIKWID MARKER CLOSE;
```

- CC -qopenmp -DLIKWID PERFMON -I\$LIKWID INCLUDE -L\$LIKWID LIB -llikwid -dynamic test.c -o test.x
- likwid-perfctr -C 0-3 -g MEM -m ./test.x



Why isn't LIKWID good enough?

- LIKWID counts vector uops
- KNL vuop counters aren't...
 - VL-aware
 - o precision-aware
 - o mask-aware
 - FMA-aware
- Counters don't differentiate instruction types (FP, int, shuffle, ...)
- Flop counters were broken on Haswell.
- Thus, LIKWID might be a good starting point, but its not perfect.
- Need tools that actually count flops correctly and ones that can be used to understand nuances of instruction mixes.





Intel Software Development Emulator (SDE)

Dynamic instruction tracing

- ✓ Accounts for actual loop lengths and branches
- ✓ Counts instruction types, lengths, etc...
- ✓ Can mark individual regions
- ✓ Support for MPI+OpenMP
- Can be used to calculate FLOPs (VL-, FMA-, and precision-aware)
- X Post processing can be expensive.
- X No insights into cache behavior or DRAM data movement
- X86 only





Compiling with SDE at NERSC

Makefile...

```
MPICC = cc
CFLAGS = -g -03 -dynamic -qopenmp -restrict -qopt-streaming-stores always \
         -DSTREAM ARRAY SIZE=40000000 -DNTIMES=50 \
         -I$ (VTUNE AMPLIFIER XE 2018 DIR) / include
LDFLAGS = -L$ (VTUNE AMPLIFIER XE 2018 DIR) /lib64 -littnotify
```

```
stream mpi.exe: stream mpi.c Makefile
     $(MPICC) $(CFLAGS) stream_mpi.c -o stream_mpi.exe $(LDFLAGS)
```

clean:

rm -f stream mpi.exe

module load sde make





Running with SDE at NERSC

srun -n 4 -c 6 sde -ivb -d -iform 1 -omix my mix.out -i -global region -start ssc mark 111:repeat -stop ssc mark 222:repeat -- foo.exe

- -ivb is used to target Edison's Ivy Bridge ISA (for Cori use -hsw for Haswell or -knl for KNL processors)
- -d specifies to only collect dynamic profile information
- -iform 1 turns on compute ISA iform mix
- -omix specifies the output file (and turns on -mix)
- -i specifies that each process will have a unique file name based on process ID (needed for MPI)
- -global region will include any threads spawned by a process (needed for OpenMP)







Parsing the Output

- When the job completes, you'll have a series of files prefixed with "sde".
- Parse the output to summarize the results...

./parse-sde.sh sde 2p16t*

- Use the "Total FLOPs" line as the numerator in all Al's and performance
- Use the "Total Bytes" line as the denominator in the L1 AI
- Can infer vectorization rates and precision

```
$ ./parse-sde.sh sde 2p16t*
Search stanza is "EMIT GLOBAL DYNAMIC STATS"
elements fp single 1 = 0
elements fp single 2 = 0
elements fp single 4 = 0
elements fp single 8 = 0
elements fp single 16 = 0
elements fp double 1 = 2960
elements fp double 2 = 0
elements fp double 4 = 999999360
elements fp double 8 = 0
--->Total single-precision FLOPs = 0
--->Total double-precision FLOPs = 4000000400
--->Total FLOPs = 4000000400
mem-read-1 = 8618384
mem-read-2 = 1232
mem-read-4 = 137276433
mem-read-8 = 149329207
mem-read-16 = 1999998720
mem-read-32 = 0
mem-read-64 = 0
mem-write-1 = 264992
mem-write-2 = 560
mem-write-4 = 285974
mem-write-8 = 14508338
mem-write-16 = 0
mem-write-32 = 499999680
mem-write-64 = 0
--->Total Bytes read = 33752339756
--->Total Bytes written = 16117466472
  ->Total Bytes = 49869806228
```



Marking Regions of Interest for SDE

// Code must be built with appropriate paths for VTune include file (ittnotify.h) and library (-littnotify) #include <ittnotify.h>

```
SSC MARK(0x111); // start SDE tracing, note it uses 2 underscores
itt resume(); // start VTune, again use 2 underscores
```

```
for (k=0; k<NTIMES; k++) {</pre>
#pragma omp parallel for
for (j=0; j<STREAM ARRAY SIZE; j++)</pre>
a[j] = b[j]+scalar*c[j];
```

```
itt pause(); // stop VTune
SSC MARK(0x222); // stop SDE tracing
```

http://www.nersc.gov/users/application-performance/measuringarithmetic-intensity/







Intel Advisor

Includes Roofline Automation...

- Automatically instruments applications (one dot per loop nest/function)
- Computes FLOPS and AI for each function (CARM)
- ✓ AVX-512 support that incorporates masks
- Integrated Cache Simulator¹ (hierarchical roofline / multiple Al's)
- Automatically benchmarks target system (calculates ceilings)
- Full integration with existing Advisor capabilities



http://www.nersc.gov/users/training/events/roofline-training-1182017-1192017

¹Experimental Feature, the look and feel and exact behavior is subject for change



Intel® Advisor: 2-pass Approach

Roofline:	
X-Axis (AI): #FLOPs / #Bytes	
Y-Axis (FLOP/s): #FLOP(mask-aware)/time	Ove
<pre>Step 1: Survey (-collect survey) • Records run times • User-mode sampling; non-intrusive • No need for root access</pre>	
Step 2: FLOPs (-collect tripcounts -flops)	
Record #FLOPs, #Bytes, AVX512 masks	
Precise, instrumentation-based count of the number of instructions	(8)



erhead **1**x







Intel® Advisor: Roofline Automation



Automatic and integrated – first class citizen in Intel® Advisor

		=
of Name	Visible	Selected
ndwidth	✓	-
dth	✓	✓
dth	✓	
dth	✓	
Peak	~	
Add Peak	✓	<
Add Peak		
FMA Peak	✓	✓
FMA Peak		
ht Representation	Cancel	Default
✓ Size	Color	Visible
4	green	✓
eshold Value 0.2	%	
6	yellow	✓
eshold Value 2	%	
8	red	✓



NEW: Integrated Roofline



		RAM	(ORM)
•	· ··.		Scalar Add Peak: 55.58	GFLOPS?
	•			
y	Not Mem bound	ory		
10	0 1000 1	0000)ata: Co	urtes





NEW: Integer, Float, Int+Float Rooflines





Integrated Roofline Model

Old Approach...

source advixe-vars.sh

advixe-cl -collect survey --project-dir ./your project -- <your-executable-with-parameters> advixe-cl -collect tripcounts -enable-cache-simulation -flop --project-dir ./your project -- <yourexecutable-with-parameters>

<u>New Approach (but not compatible with MPI)...</u>

source advixe-vars.sh advixe-cl -collect roofline -enable-cache-simulation --project-dir ./your project -- <yourexecutable-with-parameters>

(optional) copy data to your UI desktop system advixe-gui ./your project

https://software.intel.com/en-us/articles/integrated-roofline-model-with-intel-advisor





Advisor on NERSC's Cori

http://www.nersc.gov/users/software/performance-and-debugging-tools/advisor/

module load advisor/2018.integrated roofline cc -q -dynamic -openmp -02 -o mycode.exe mycode.c

Best to run advisor only on rank 0... srun calls a script like...

```
#!/bin/bash
if [[ $SLURM PROCID == 0 ]]; then
advixe-cl -collect=survey --project-dir knl-result -data-limit=0 -- ./a.out
else
sleep 30
./a.out
fi
```







BERKELEY LAB

NATIONAL LABORATORY

Tools for Roofine Analysis on GPUs

slides provided by Charlene Yang (CJYang@lbl.gov)







Roofline on GPUs (Overview)

- Use ERT to obtain empirical Roofline ceilings
 - compute: FMA, no-FMA Ο
 - bandwidth: system memory, device memory, L2, L1 0
- Use nvprof to obtain application performance
 - FLOPs: active non-predicated threads, divides-aware 0
 - bytes: read + write; system memory, device memory, L2, L1 Ο
 - o runtime: --print-gpu-summary, --print-gpu-trace
- Plot Roofline with Python and Matplotlib





Characterizing NVIDIA GPUs

- Empirical Roofline Toolkit (ERT)
- https://bitbucket.org/berkeleylab/cs-rooflinetoolkit/
- Sweeps through a variety of configurations:
 - 1 data element per thread -> multiple
 - 1 FLOP operation per data element -> multiple
 - number of threadblocks/threads
 - o number of trails, dataset sizes, etc
- Four components
 - Driver.c, Kernel.c, configuration script, and job script





Characterizing GPU-accelerated Applications

Three measurements: Time, FLOPs, Bytes (on each cache level)

$$Performance = \frac{nvprof FLOPs}{Runtime} , Arithmetic Intensity = \frac{nvprof}{nvprof}$$

Runtime:

- time per invocation of a kernel
 - nvprof --print-gpu-trace ./application args
- average time over multiple invocations nvprof --print-gpu-summary ./application args
- same kernel with different input parameters are grouped separately 0



prof FLOPs ⁷ Data Movement



Characterizing GPU-accelerated Applications

FLOPs:

.

- predication aware, and divides aware, dp/dp_add/dp_mul/dp_fma, sp* nvprof --kernels 'kernel_name' --metrics 'flop_count_xx' ./application
- Bytes for different cache levels to construct hierarchical Roofline nvprof --kernels 'kernel name' --metrics 'metric name'./application
 - Bytes = (read transactions + write transactions) x transaction size 0

Memory Level	Metrics	Transaction Size
L1 Cache	gld_transactions, gst_transactions	32B
L2 Cache	<pre>12_read_transactions, 12_write_transactions</pre>	32B
Device Memory	dram_read_transactions, dram_write_transactions	32B
System Memory	<pre>system_read_transactions, system_write_transactions</pre>	32B





Example Output

- [cjyang@voltar source]\$ nvprof --kernels "1:7:smooth_kernel:1" --metrics flop_count_dp --metrics gld_transactions --metrics gst_transactions --metrics 12_read_transactions --metrics 12_write_transactions --metrics dram_read_transactions --metrics dram_write_transactions --metrics sysmem_read_bytes --metrics sysmem write bytes ./backup-bin/hpgmg-fv-fp 5 8
- Can collect all metrics at once or one at a time (slowdown)
- Output in CSV; Python/Excel for multiple output files

Invocati	ions	Metric Name		Metric Description	M
Device '	'Tesla	V100-PCIE-16GB (0)"			
Kerr	icl: vo	id smooth_kernel <int=6, <sup="" int="4,"></int=6,>	int=8≻(level	l_type, int, int, double, double, int,	double
	1	flop_count_dp	Floating	Point Operations(Double Precision) 🦳	302776
	1	gld_transactions		Global Load Transactions	42803
	1	gst_transactions		Global Store Transactions	737
	1	12_read_transactions		L2 Read Transactions	8905
	1	12 write transactions		17 Write Transactions	859
	1	dram read transactions		Device Memory Read Transactions	7029
	1	dram write transactions		Device Memory Write Transactions	1514
	1	sysmem read bytes		System Memory Read Bytes	
	1	syśmem_write_bytes		System Memory Write Bytes	1




Plotting Rooflines of NVProf Data

- Python scripts using Matplotlib https://github.com/cyanguwa/nersc-roofline/tree/master/Plotting
- Simple example: plot roofline.py data.txt
- Tweaking needed for more sophisticated plotting, see examples







HBM Roofline on GPUs

- Use BerkeleyGW Proxy app GPP to see GPU effects
- HBM Roofline
- Al increases as nw grows
- bandwidth bound \rightarrow compute bound
- Disable FMA in the compiler...
 - o (-fmad=true/false)
 - "No-FMA" converges to its ceiling
 - But FMA doesn't







Hierarchical Roofline on GPUs

- GPP is HBM bound
- L1/L2 performance far from L1/L2 ceiling
- FLOPs are proportional to **nw**
- Increase in HBM AI \rightarrow **HBM bytes approx. constant** (good L2 locality)
- Slow increase in L2 Al \rightarrow L2 bytes increase for nw>1 (poor L1 locality)
- Increase in L1 AI \rightarrow L1 bytes approx. constant (good register file locality)









Summary







- Performance Models
- Roofline Model
- Tools for Roofline Analysis...
 - Machine Characterization (ERT) Ο
 - Using LIKWID to access performance counters Ο
 - Using SDE to get more accurate FLOP counts \bigcirc
 - Using Advisor to provide a single tool that integrates cache simulation and accurate FLOP \bigcirc counts.
 - Using NVProf to affect Roofline on GPUs \bigcirc





Questions?







Backup







ORATORY

Hierarchical Roofline vs. Cache-Aware Roofline

...understanding different Roofline formulations in Advisor



There are two Major Roofline Formulations:

- Hierarchical Roofline (original Roofline w/ DRAM, L3, L2, ...)...
 - Williams, et al, "Roofline: An Insightful Visual Performance Model for Multicore Architectures", CACM, 2009 •
 - Chapter 4 of "Auto-tuning Performance on Multicore Computers", 2008 •
 - Defines multiple bandwidth ceilings and multiple Al's per kernel ٠
 - Performance bound is the minimum of flops and the memory intercepts (superposition of original, single-metric Rooflines) •

Cache-Aware Roofline

- Ilic et al, "Cache-aware Roofline model: Upgrading the loft", IEEE Computer Architecture Letters, 2014 •
- Defines multiple bandwidth ceilings, but uses a single AI (FLOP:L1 bytes) •
- As one looses cache locality (capacity, conflict, ...) performance falls from one BW ceiling to a lower one at constant AI •
- Why Does this matter?
 - Some tools use the Hierarchical Roofline, some use cache-aware == Users need to understand the differences •
 - Cache-Aware Roofline model was integrated into production Intel Advisor •
 - Evaluation version of Hierarchical Roofline¹ (cache simulator) has also been integrated into Intel Advisor •





¹Technology Preview, not in official product roadmap so far.

Hierarchical Roofline

- Captures cache effects
- Al is FLOP:Bytes after being *filtered by* lower cache levels
- Multiple Arithmetic Intensities (one per level of memory)
- Al *dependent* on problem size (capacity misses reduce AI)
- Memory/Cache/Locality effects are observed as decreased AI
- Requires *performance counters or* cache simulator to correctly measure Al

Cache-Aware Roofline

- Captures cache effects
- Al is FLOP:Bytes as presented to the L1 cache (plus non-temporal stores)
- Single Arithmetic Intensity
- Al *independent* of problem size
- Memory/Cache/Locality effects are observed as decreased performance
- Requires static analysis or *binary instrumentation* to measure Al





Example: STREAM

• L1 Al...

- 2 flops
- 2 x 8B load (old)
- 1 x 8B store (new)
- = 0.08 flops per byte

No cache reuse…

• Iteration i doesn't touch any data associated with iteration i+delta for any delta.

... leads to a DRAM AI equal to the L1 AI

#pragma omp parallel for for(i=0;i<N;i++){ Z[i] = X[i] + alpha*Y[i]; }







Example: STREAM



Example: 7-point Stencil (Small Problem)

L1 AI...

- 7 flops •
- 7 x 8B load (old) •
- 1 x 8B store (new) •
- = 0.11 flops per byte ٠
- some compilers may do register shuffles to reduce the • number of loads.

Moderate cache reuse...

- old[ijk] is reused on subsequent iterations of i,j,k •
- old[ijk-1] is reused on subsequent iterations of i. ٠
- old[ijk-jStride] is reused on subsequent iterations of j.
- old[ijk-kStride] is reused on subsequent iterations of k. •
- ... leads to DRAM AI larger than the L1 AI

```
#pragma omp parallel for
for(k=1;k<dim+1;k++){</pre>
for(j=1;j<dim+1;j++){</pre>
for(i=1;i<dim+1;i++){</pre>
  int ijk = i + j*jStride + k*kStride;
  new[ijk] = -6.0*old[ijk]
                 + old[ijk-1
                 + old[ijk+1
                 + old[ijk-jStride]
                 + old[ijk+jStride]
                 + old[ijk-kStride]
                 + old[ijk+kStride];
}}}
```





Example: 7-point Stencil (Small Problem) Cache-Aware Roofline Hierarchical Roofline





Example: 7-point Stencil (Small Problem) **Cache-Aware Roofline Hierarchical Roofline**





Example: 7-point Stencil (Large Problem) Hierarchical Roofline Cache-Aware Roofline



Peak FLOP/s



Example: 7-point Stencil (Observed Perf.) Hierarchical Roofline Cache-Aware Roofline





Peak FLOP/s



Example: 7-point Stencil (Observed Perf.) Hierarchical Roofline Cache-Aware Roofline





Peak FLOP/s

