# Introduction to the Roofine Mode

#### Samuel Williams

**Computational Research Division** Lawrence Berkeley National Lab SWWilliams@lbl.gov

BERKELEY NATIONAL LABORATORY





# We spend millions of dollars porting applications to CPUs and GPUs...

# getting our money's worth?





## Getting our money's worth?

- Really a question of good performance on application benchmarks
- Imagine profiling a mix of GPUaccelerated benchmarks ...
- GFLOP/s alone may not be particularly insightful





- We could compare performance to a CPU...
  - Speedup may seem random
  - Aren't GPUs always 10x faster than a CPU?
  - If not, what does that tell us about architecture, algorithm or implementation?
  - Speedup' provides no insights into architecture, algorithm, or implementation.
  - Speedup' provides no guidance to CS, AM, applications, procurement, or vendors.







- We could take a CS approach and look at performance counters...
  - Record microarchitectural events on CPUs/GPUs
  - Use arcane, architecture-specific terminology Ο
  - May be broken Ο
  - We may be able to show correlation Ο between events, but...
  - Improviding actionable guidance to **CS**, **AM**, applications, or procurement can prove elusive.

FRONTEND\_RETIRED.LATENCY\_GE\_8\_PS FRONTEND\_RETIRED.LATENCY\_GE\_16\_PS FRONTEND\_RETIRED.LATENCY\_GE\_32\_PS RS\_EVENTS.EMPTY\_END FRONTEND\_RETIRED.L2\_MISS\_PS FRONTEND\_RETIRED.L1I\_MISS\_PS FRONTEND\_RETIRED.STLB\_MISS\_PS FRONTEND\_RETIRED.ITLB\_MISS\_PS ITLB\_MISSES.WALK\_COMPLETED BR\_MISP\_RETIRED.ALL\_BRANCHES\_PS IDQ.MS\_SWITCHES FRONTEND\_RETIRED.LATENCY\_GE\_2\_BUBBLES\_GE\_1\_PS BR\_MISP\_RETIRED.ALL\_BRANCHES\_PS MACHINE\_CLEARS.COUNT MEM\_LOAD\_RETIRED.L1\_HIT\_PS MEM\_LOAD\_RETIRED.FB\_HIT\_PS MEM\_LOAD\_UOPS\_RETIRED.L1\_HIT\_PS MEM\_LOAD\_UOPS\_RETIRED.HIT\_LFB\_PS MEM\_INST\_RETIRED.STLB\_MISS\_LOADS\_PS MEM\_UOPS\_RETIRED.STLB\_MISS\_LOADS\_PS MEM\_LOAD\_RETIRED.L2\_HIT\_PSMEM\_LOAD\_UOPS\_RETIRED.L2\_HIT\_PS MEM\_LOAD\_RETIRED.L3\_HIT\_PS MEM\_LOAD\_UOPS\_RETIRED.LLC\_HIT\_PS MEM\_LOAD\_UOPS\_RETIRED.L3\_HIT\_PS MEM\_LOAD\_RETIRED.L3\_MISS\_PS MEM\_LOAD\_UOPS\_RETIRED.LLC\_MISS\_PS MEM\_LOAD\_UOPS\_MISC\_RETIRED.LLC\_MISS\_PS MEM\_LOAD\_UOPS\_RETIRED.L3\_MISS\_PS MEM\_INST\_RETIRED.ALL\_STORES\_PS MEM\_UOPS\_RETIRED.ALL\_STORES\_PS ARITH.DIVIDER\_ACTIVE ARITH.DIVIDER\_UOPS ARITH.FPU\_DIV\_ACTIVE INST\_RETIRED.PREC\_DIST IDQ.MS\_UOPS INST\_RETIRED.PREC\_DIST



- We could take the computer architect's approach and build a simulator to understand performance nuances...
  - Modern architectures are incredibly complex
  - Simulators may perfectly reproduce performance
  - Deluge of information interpretable only by computer architects
  - worse, might incur 10<sup>6</sup>x slowdowns
  - Provide no insights into quality or limits of algorithm or implementation.
  - Provide no guidance to CS, AM, applications, or procurement.





## What's missing...

- Each community speaks their own language and develops specialized tools/methodologies
- Need common mental model of application execution on target system
- Sacrifice accuracy to gain...
  - Architecture independence / extensibility Ο
  - Readily understandable by broad community Ο
  - Intuition, insights, and guidance to CS, AM, Ο apps, procurement, and vendors

#### Roofline is just such a model



https://crd.lbl.gov/departments/computer-science/PAR/research/roofline



- Which takes longer?
  - o Data Movement
  - Compute?



# Time = max { #FP ops / Peak GFLOP/s #Bytes / Peak GB/s



- Which takes longer?
  - o Data Movement
  - Compute?
- Is performance limited by compute or data movement?



Time<br/>#FP ops= max1 / Peak GFLOP/s<br/>#Bytes / #FP ops / Peak GB/s



- Which takes longer?
  - o Data Movement
  - Compute?
- Is performance limited by compute or data movement?



#FP ops<br/>Time= min {Peak GFLOP/s<br/>(#FP ops / #Bytes) \* Peak GB/s



- Which takes longer?
  - o Data Movement
  - Compute?
- Is performance limited by compute or data movement?



# GFLOP/s = min { AI \* Peak GB/s

Arithmetic Intensity (AI) = measure of data locality



### (DRAM) Roofline Model

#### GFLOP/s = min { Peak GFLOP/s AI \* Peak GB/s

AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM )

 Plot bound on Log-log scale as a function of AI (data locality)



Transition @ AI == Peak GFLOP/s / Peak GB/s == 'Machine Balance'



### (DRAM) Roofline Model

# Peak GFLOP/s AI \* Peak GB/s GFLOP/s = min

AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)

- Plot bound on Log-log scale as a function of AI (data locality)
- Roofline tessellates the locality-performance plane into five regions...



13

Transition @ AI == Peak GFLOP/s / Peak GB/s == 'Machine Balance'



## (DRAM) Roofline Model

# Peak GFLOP/s AI \* Peak GB/s $\mathbf{GFLOP/s} = \mathbf{min} \mathbf{4}$

AI (Arithmetic Intensity) = FLOPs / Bytes (moved to/from DRAM)

- Plot bound on Log-log scale as a function of AI (data locality)
- Roofline tessellates the locality-performance plane into five regions...
- Measure application (AI,GF/s) and plot in the 2D locality-performance plane.



Transition @ AI == Peak GFLOP/s / Peak GB/s == 'Machine Balance'









- Typical machine balance is 5-10
   FLOPs per byte...
  - o 40-80 FLOPs per double to exploit compute capability
  - Artifact of technology and money
  - o Unlikely to improve

#### Consider STREAM Triad...

#pragma omp parallel for for(i=0;i<N;i++){ Z[i] = X[i] + alpha\*Y[i]; }

- 2 FLOPs per iteration
- Transfer 24 bytes per iteration (read X[i], Y[i], write Z[i])
- AI = 0.083 FLOPs per byte == Memory bound





Conversely, 7-point constant coefficient stencil...



<pre>#pragma omp parallel for</pre>			
<pre>tor(k=1;k<dim+1;k++){< pre=""></dim+1;k++){<></pre>			
<pre>for(j=1;j<dim+1;j++){< pre=""></dim+1;j++){<></pre>			
<pre>for(i=1;i<dim+1;i++){< pre=""></dim+1;i++){<></pre>			
new[k][j][i] = -6.0*old[k ][j ][i ]			
+ old[k ][j ][i-1]			
+ old[k ][j ][i+1]			
+ old[k ][j-1][i ]			
+ old[k ][j+1][i ]			
+ old[k-1][j ][i ]			
+ old[k+1][j ][i ];			
}}}			



- Conversely, 7-point constant coefficient stencil...
  - o 7 FLOPs
  - o 8 memory references (7 reads, 1 store) per point
  - AI = 7 / (8\*8) = 0.11 FLOPs per byte (measured at the L1)

#pragma omp parallel for for(k=1;k<dim+1;k++){ for(j=1;j<dim+1;j++){ r(i=1,i<unit;i++){ new[k][j][i] = -6. \*old[k ][j ][i ] + old[k ][j ][i-1] + old[k ][j ][i+1] + old[k ][j-1][i ] + old[k ][j+1][i ] + old[k-1][j ][i ] + old[k-1][j ][i ] + old[k+1][j ][i ]





- Conversely, 7-point constant coefficient stencil...
  - o 7 FLOPs
  - o 8 memory references (7 reads, 1 store) per point
  - Ideally, cache will filter all but 1 read and 1 write per point







- Conversely, 7-point constant coefficient stencil...
  - o 7 FLOPs
  - o 8 memory references (7 reads, 1 store) per point
  - o Ideally, cache will filter all but 1 read and 1 write per point
  - 7 / (8+8) = 0.44 FLOPs per byte (DRAM)

```
#pragma omp parallel for
for(k=1;k<dim+1;k++){</pre>
for(j=1;j<dim+1;j++){</pre>
for(i=1;i<dim+1;i++){</pre>
 new[k][j][i] = -6.0*old[k ][j
                      <u>+ old[k ][j ][i-1]</u>
                      + old[k
                               ][i ][i+1]
                      + old[k
                               _][i-1][i
                      + old[k ][i+1][i
                      + old[k-1][i
                                      1ſi
                      + old[k+1][j _][i
                                           1:
}}}
```

	Com	p
P	erfect	C
¢	¢	
	HE	31





- Conversely, 7-point constant coefficient stencil...
  - 7 FLOPs Ο
  - 8 memory references (7 reads, 1 store) per point Ο
  - Ideally, cache will filter all but 1 read and 1 write per point Ο
  - 7 / (8+8) = 0.44 FLOPs per byte (DRAM)  $\succ$

== memory bound, but 5x the FLOP rate as TRIAD

<pre>#pragma omp parallel for</pre>
<pre>for(k=1;k<dim+1;k++){< pre=""></dim+1;k++){<></pre>
<pre>for(j=1;j<dim+1;j++){< pre=""></dim+1;j++){<></pre>
<pre>for(i=1;i<dim+1;i++){< pre=""></dim+1;i++){<></pre>
new[k][j][i] = -6.0*old[k ][j ][i ]
+ old[k ][j ][i-1]
+ old[k ][j ][i+1]
+ old[k ][j-1][i ]
+ old[k ][j+1][i ]
+ old[k-1][j ][i ]
+ old[k+1][j ][i ];
}}}



#### Peak GFLOP/s GFLOP/s ≤ AI \* HBM GB/s

7-point Stencil



• Think back to our mix of benchmarks...







• We can sort benchmarks by arithmetic intensity...





- We can sort benchmarks by arithmetic intensity...
- ... and compare performance relative to machine capabilities





Benchmarks near the roofline are making good use of computational resources



50% of Peak



- Benchmarks near the roofline are making good use of computational resources
  - benchmarks can have low performance (GFLOP/s), but make good use (%STREAM) of a machine



50% of Peak



- Benchmarks near the roofline are making good use of computational resources
  - benchmarks can have low performance (GFLOP/s), but make good use (%STREAM) of a machine
  - benchmarks can have <u>high performance</u> (GFLOP/s), but still make **poor use** of a machine (%peak)





#### Recap: Roofline is made of two components

#### Machine Model

- Lines defined by peak GB/s and GF/s
   (Benchmarking)
- Unique to each architecture
- $\circ$   $\,$  Common to all apps on that architecture  $\,$





#### Recap: Roofline is made of two components

#### Machine Model

- Lines defined by peak GB/s and GF/s
   (Benchmarking)
- Unique to each architecture
- $\circ$   $\,$  Common to all apps on that architecture  $\,$

#### Application Characteristics

- Dots defined by application GFLOP's and GB's (Application Instrumentation)
- $\circ$  Unique to each application
- Unique to each architecture





#### **Recap: Optimization Strategy**

1. Get to the Roofline



50% of Peak



## **Recap: Optimization Strategy**

- 1. Get to the Roofline
- 2. Increase Arithmetic Intensity when bandwidth-limited
  - Reducing data movement increases AI
  - Increasing AI increases performance when bandwidth-bound



50% of Peak



# How can performance ever be below the Roofline?







## How can performance be below the Roofline?

33

#### Simple DRAM model can be insufficient for a variety of reasons...

#### **DRAM's not the** bottleneck...

 Cache bandwidth and cache locality • PCle bandwidth

#### ... The Hierarchical **Roofline Model**



#### Lack of Parallelism...

- Idle Cores/SMs
- Insufficient ILP/TLP
- Divergence and Predication

#### ... Roofline Scaling **Trajectories**

Analysis of GPU GFlop 10.0 •ADD (c1) (9.2) 0.1 5 0.01 50.00 0.05 0.50 5.00 Arithmetic Intensity (Flops/Byte)

#### Not enough of **Vector/Tensor instr.** $\circ$ No FMA Mixed Precision

• No Tensor Core OPs

#### ... The Instruction **Roofline Model**

T. Kurth, S. Williams, "Hierarchical Roofline analysis for GPUs: Accelerating performance optimization for the NERSC-9 Perlmutter system", CCPE, 2019.

... Additional Ceilings





#### Integer-heavy Codes... ○ Non-FP inst. impede **FLOPs** • No FP instructions

N. Ding, S. Williams, "An Instruction Roofline Model for GPUs", BEST PAPER, PMBS, 2019.



# Below the Roofine? Memory Hierarchy and Cache Bottlenecks







## Memory Hierarchy

- CPUs/GPUs have multiple levels of memory/cache
  - $\circ$  Registers
  - $\circ$  L1, L2, L3 cache
  - HBM/HBM (KNL/GPU device memory)
  - DDR (main memory)
  - NVRAM (non-volatile memory)





## **Memory Hierarchy**

 CPUs/GPUs have different bandwidths for each level




# **Memory Hierarchy**

- CPUs/GPUs have different bandwidths for each level
  - o different machine balances for each level





#### 38

# **Memory Hierarchy**

- CPUs/GPUs have different bandwidths for each level
  - different machine balances for each level  $\bigcirc$
- Applications have locality in each level
  - different data movements for each level Ο





#### 39

# **Memory Hierarchy**

- CPUs/GPUs have different bandwidths for each level
  - $\circ$  different machine balances for each level
- Applications have locality in each level
  - $\circ$  different data movements for each level
  - o different arithmetic intensity for each level



#### **Arithmetic Intensity**

GFLOPs L1 GB GFLOPs L2 GB GFLOPs L3 GB GFLOPs DRAM GB



For each additional level of the memory hierarchy, we can add another term to our model...

 $AI_x$  (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



For each additional level of the memory hierarchy, we can add another term to our model...



 $AI_x$  (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



For each additional level of the memory hierarchy, we can add another term to our model...



Al<sub>x</sub> (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



- Plot equation in a single figure...
  - "Hierarchical Roofline" Model Ο



T. Koskela, Z. Matveev, C. Yang, A. Adedoyin, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, S. Williams, "A Novel Multi-Level 43 Integrated Roofline Model Approach for Performance Characterization", ISC, 2018.



- Plot equation in a single figure...
  - "Hierarchical Roofline" Model Ο
  - Bandwidth ceiling (diagonal line) for each Ο level of memory



T. Koskela, Z. Matveev, C. Yang, A. Adedovin, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, S. Williams, "A Novel Multi-Level 44 Integrated Roofline Model Approach for Performance Characterization", ISC, 2018.



- Plot equation in a single figure...
  - "Hierarchical Roofline" Model Ο
  - Bandwidth ceiling (diagonal line) for each Ο level of memory
  - Arithmetic Intensity (dot) for each level of Ο memory





- Plot equation in a single figure...
  - "Hierarchical Roofline" Model  $\bigcirc$
  - Bandwidth ceiling (diagonal line) for each Ο level of memory
  - Arithmetic Intensity (dot) for each level of Ο memory
  - performance is ultimately the minimum of these bounds



T. Koskela, Z. Matveev, C. Yang, A. Adedovin, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, S. Williams, "A Novel Multi-Level 46 Integrated Roofline Model Approach for Performance Characterization", ISC, 2018.



- Plot equation in a single figure...
  - "Hierarchical Roofline" Model  $\bigcirc$
  - Bandwidth ceiling (diagonal line) for each Ο level of memory
  - Arithmetic Intensity (dot) for each level of Ο memory
  - performance is ultimately the minimum of these bounds
- If L2 bound, we see DRAM dot well below DRAM ceiling



T. Koskela, Z. Matveev, C. Yang, A. Adedoyin, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, S. Williams, "A Novel Multi-Level 47 Integrated Roofline Model Approach for Performance Characterization", ISC, 2018.



### **Cache Hit Rates**

Widely separated Arithmetic Intensities indicate high reuse in the (L2) cache



Arithmetic Intensity (FLOP:Byte)

T. Koskela, Z. Matveev, C. Yang, A. Adedovin, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, S. Williams, "A Novel Multi-Level 48 Integrated Roofline Model Approach for Performance Characterization", ISC, 2018.



### **Cache Hit Rates**

- Widely separated Arithmetic Intensities indicate high reuse in the (L2) cache
- Similar Arithmetic Intensities indicate effectively no (L2) cache reuse (== streaming)



Arithmetic Intensity (FLOP:Byte)





# Below the Roofline? Lack of Parallelism







We've assumed we can always hit either peak GFLOP/s or peak GB/s

# $GFLOP/s = min \begin{cases} GFLOP/s_{Peak} \\ AI_{DRAM} * GB/s_{DRAM} \end{cases}$

 $AI_x$  (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")



- We've assumed we can always hit either peak GFLOP/s or peak GB/s
- But all CPUs and GPUs are highly parallel architectures
- GFLOP/s and GB/s are a function of how much parallelism we utilize...

 $AI_x$  (Arithmetic Intensity at level "x") = FLOPs / Bytes (moved to/from level "x")

Al<sub>DRAM</sub> is a function of parallelism because cache contention can generate superfluous LLC capacity misses (==DRAM data movement)

#### м**(Р)**



- How do we visualize parallelism in the Roofline?
  - Naively, GFLOP/s(P) and GB/s(P) are proportional to parallelism P
  - SMs are capable of pulling more than their fair share of HBM
  - $\circ$  DVFS implies not true for GFLOP/s





- How do we visualize parallelism in the Roofline?
  - Naively, GFLOP/s(P) and GB/s(P) are Ο proportional to parallelism P
  - SMs are capable of pulling more than Ο their fair share of HBM
  - DVFS implies not true for GFLOP/s Ο
- > one must benchmark GFLOP/s and GB/s at each concurrency





- Consider CUDA kernel optimized for Fermi (16 SMs) running on Volta (80 SMs)
  - Performance looks very poor





- Consider CUDA kernel optimized for Fermi (16 SMs) running on Volta (80 SMs)
  - Performance looks very poor Ο
  - Kernels using only 16 SMs underutilize Ο the V100 architecture.
  - Roofline highlights the fact that Ο performance is constrained by a lack of software parallelism



Arithmetic Intensity (FLOP:Byte)

#### GFLOP/s (80 SMs)

#### 20 active SMs 10 active SMs



- Traditional Scalability:
  - Plot performance vs. concurrency (#cores or #SMs) Ο
  - Observation without much insight Ο
  - Why does performance decrease? Ο



Khaled Ibrahim Samue Williams. Leonid Oliker. "Performance Analysis of GPU Programming Models using the Roofline Scaling Trajectories", Bench, November, 2019.



- Khaled Ibrahim leveraged Roofline to understand the interplay between concurrency, data locality, and performance
- Roofline Scaling Trajectories
  - Measure (AI,GFLOP/s) for each concurrency Ο
  - Plot as a trendline on Roofline  $\bigcirc$



#### GFLOP/s (80 SMs)



- Khaled Ibrahim leveraged Roofline to understand the interplay between concurrency, data locality, and performance
- Roofline Scaling Trajectories
  - Measure (AI,GFLOP/s) for each concurrency Ο
  - Plot as a trendline on Roofline  $\bigcirc$
  - **Perfect scaling is a vertical line** Ο



Arithmetic Intensity (FLOP:Byte)

#### GFLOP/s (80 SMs)



Khaled Ibrahim leveraged Roofline to understand the interplay between concurrency, data locality, and performance

#### Roofline Scaling Trajectories

- Measure (AI,GFLOP/s) for each concurrency Ο
- Plot as a trendline on Roofline Ο
- Perfect scaling is a vertical line Ο
- **Turnover in AI indicates cache capacity** Ο exhaustion (extra L2 misses drives down AI)



#### GFLOP/s (80 SMs)



# Below the Roofine? Return of CISC







### **Return of CISC**

- Vectors have their limits (finite DLP, register file energy scales with VL, etc...)
- Death of Moore's Law is reinvigorating Complex Instruction Set Computing (CISC)
- Modern CPUs and GPUs are increasingly reliant on special (fused) instructions that perform multiple operations (fuse common instruction sequences)...
  - FMA (Fused Multiply Add): z=a\*x+y ...*z*,*x*,*y* are vectors or scalars Ο
  - 4FMA (Quad FMA): z=A\*x+z ... A is a FP32 matrix; x,z are vectors Ο
  - Z=AB+C WMMA (Tensor Core): ...A, B are FP16 matrices; Z, C are FP32 Ο
- > Define a set of "ceilings" based on instruction type (all tensor, all FMA, or all FADD)



# Floating-Point and Mixed Precision Ceilings

- Consider NVIDIA Volta GPU
- We may define 3 performance ceilings...
  - 15 TFLOPS for FP32 FMA  $\bigcirc$
  - 7.5 TFLOPs for FP32 Add
  - ~100 TFLOPs for FP16 Tensor  $\bigcirc$





# Floating-Point and Mixed Precision Ceilings

- Charlene Yang: when calculating (AI,GFLOP/s), count the total FLOPs from all types of instructions
- DL performance can often be well below nominal Tensor Core peak





# Floating-Point and Mixed Precision Ceilings

- Charlene Yang: when calculating (AI,GFLOP/s), count the total FLOPs from all types of instructions
- DL performance can often be well below nominal Tensor Core peak
- DL applications are a mix Tensor, FP16, and FP32 instructions
- Thus, there is an <u>ceiling</u> on performance defined by the mix of instructions





# Below the Roofline? FPU Starvation







### How do we go beyond the FLOP Roofline?

- Think about classifying applications by instruction mix...
  - Heavy floating-point (rare in DOE) Ο
  - Mixed precision Ο
  - Mix of integer and floating-point Ο
  - Integer-only (e.g. bioinformatics, graphs, etc...) Ο
- We've shown the tradition Roofline can address the first two cases, but what about the other two?
- Two options:
  - Redefine FLOPs as (FP+Integer) Op
  - Count instructions rather than FLOPs  $\bigcirc$

**Intel Advisor** 

uses this approach





#### **Instruction Roofline**











### **Instruction Roofline**





### Instruction Roofline on GPUs







### Instruction Roofline Takeaway

#### **Traditional Roofline**

- **Tells us about performance** (GFLOP/s)
- Presence of integer instructions has no affect on intensity, but may decrease performance
- Use of FMA, SIMD, vectors, tensors has no affect on intensity, but may increase performance...
- Reducing precision (64b, 32b, 16b) increases arithmetic intensity

#### **Instruction Roofline**

- Tells us about bottlenecks (issue and *memory*)
- Presence of integer instructions increases intensity and might highlight a bottleneck.
- Use of FMA, SIMD, vectors, tensors decreases intensity and may decrease performance
- Reducing precision has no affect on intensity





BERKELEY LAB BERKELEY LAB LAWRENCE BERKELEY NATIONAL LABORATORY


## Recap

## Roofline bounds performance as a function of Arithmetic Intensity

- Horizontal Lines = Compute Ceilings Ο
- Diagonal Lines = Bandwidth Ceilings Ο
- Bandwidth ceilings are always parallel on log-log scale Ο
- **Collectively, define an upper limit on performance (speed-of-light)** Ο
- Loop Arithmetic Intensity (for each level of memory)
  - **Total FLOPs / Total Data Movement** (for that level of memory) Ο
  - Measure of a loop's temporal locality Ο
  - Includes <u>all</u> cache effects Ο
- Plotting loops on the (Hierarchical) Roofline
  - Each loop has one dot per level of memory Ο
  - x-coordinate = arithmetic intensity at that level Ο
  - y-coordinate = performance (e.g. GFLOP/s) Ο
  - Proximity to associated ceiling is indicative of a performance bound Ο
  - Proximity of dots to each other is indicative of **streaming** behavior (low cache hit rate) Ο





# What is Roofline used for?

- Understand performance differences between Architectures, Programming Models, implementations, etc...
  - Why do some Architectures/Implementations move more data than others? Ο
  - Why do some compilers outperform others? Ο
- Predict performance on future machines / architectures
  - Set realistic performance expectations 0
  - Drive for HW/SW Co-Design Ο
- Identify performance bottlenecks & motivate software optimizations
- Determine when we're done optimizing code
  - Assess performance relative to machine capabilities Ο
  - Track progress towards optimality Ο
  - Motivate need for algorithmic changes Ο





Roofline Model defines the basic concepts and equations.









System Characterization defines the shape of the Roofline (peak bandwidths and FLOP/s)













- Application Characterization determines...
  - Intensity and Performance of each loop Ο
  - Position of any implicit ceilings Ο







## Application Characterization (Instrumentation)



Visualization tools combine all data together and provide analytical capability









- Aleks will introduce CARM and energy Rooflines
  - Extends Roofline formalism to present average memory bandwidth (vs. bandwidth at each level)
  - Provides visualization of power, energy, and energy efficiency.



Application aracterization strumentation)

## Visualization and Analysis



- Today, Zakhar will run a hands-on using Intel<sup>®</sup> Advisor
  - Automatically instruments applications (one dot per loop nest/function)
  - ✓ Computes FLOPS and AI for each function (CARM)
  - Integrated Cache Simulator (hierarchical roofline / multiple Al's)
  - ✓ AVX-512 support that incorporates masks
  - Automatically benchmarks target system (calculates ceilings)
  - Full integration with existing Advisor capabilities





- Tomorrow, Max will run a handson using NVIDIA Nsight Compute
  - Computes FLOPS and AI for each kernel (DRAM Roofline)
  - Extensible Roofline Infrastructure (custom hierarchical or DL Rooflines)
  - Automatically benchmarks target GPU (calculates ceilings)
  - Full integration with existing Nsight capabilities





- Intel<sup>®</sup> Advisor and NVIDIA Nsight Compute provide:
  - Integrated benchmarking
  - Application instrumentation and characterization
  - o Integrated visualization and analysis
  - Robust, production-quality toolsuite





- Tomorrow, we will see how Roofline is used to analyze HPC applications
  - Aleksandar Ilic (INESC) Ο
  - JaeHyuk Kwack (DOE/ALCF) Ο
  - Charlene Yang (DOE/NERSC) Ο





# Acknowled genents

- This material is based upon work supported by the Advanced Scientific Computing Research Program in the U.S. Department of Energy, Office of Science, under Award Number DE-AC02-05CH11231.
- This material is based upon work supported by the DOE RAPIDS SciDAC Institute.
- This research used resources of the National Energy Research Scientific Computing Center (NERSC), which is supported by the Office of Science of the U.S. Department of Energy under contract DE-AC02-05CH11231.
  - This research used resources of the Oak Ridge Leadership Facility at the Oak Ridge National Laboratory which is supported by the Office of Science of the U.S. Department of Energy under Contract No. DE-AC05-000R22725.





# Don't forget to take the Survey...

https://submissions.supercomputing.org/?page=Submit&id=TutorialEvaluation&site=sc20



BERKELEY NATIONAL LABORATORY











# Theoretical vs. Empirical: 6P **Byte/s**







# (1) Theoretical vs. Empirical

## **Theoretical Roofline:**

- Pin bandwidth Ο
- FPUs \* GHz  $\bigcirc$
- 1 C++ FLOP = 1 ISA FLOP $\bigcirc$
- Data movement = Compulsory Misses Ο



## **Theoretical GFLOP/s**



# (1) Theoretical vs. Empirical / Benchmarking

## **Theoretical Roofline:**

- Pin bandwidth  $\bigcirc$
- FPUs \* GHz  $\bigcirc$
- 1 C++ FLOP = 1 ISA FLOP $\bigcirc$
- Data movement = Compulsory Misses Ο

## **Empirical Roofline**:

- Realistic measured bandwidth  $\bigcirc$
- (e.g. STREAM) Ο
- Measured Peak FLOP/s  $\bigcirc$



## Empirical **GFLOP**/s



# (1) Theoretical vs. Empirical / FLOPs



- Pin bandwidth  $\bigcirc$
- FPUs \* GHz Ο
- 1 C++ FLOP = 1 ISA FLOP  $\bigcirc$
- Data movement = Compulsory Misses Ο
- **Empirical Roofline**:
  - Realistic measured bandwidth  $\bigcirc$
  - (e.g. STREAM) Ο
  - Measured Peak FLOP/s  $\bigcirc$
  - 1 C++ FLOP >= 1 ISA FLOP (e.g. divide) Ο





# (1) Theoretical vs. Empirical / Bytes

## **Theoretical Roofline:**

- Pin bandwidth  $\bigcirc$
- FPUs \* GHz  $\bigcirc$
- 1 C++ FLOP = 1 ISA FLOP $\bigcirc$
- Data movement = Compulsory Misses Ο

## **Empirical Roofline**:

- Realistic measured bandwidth  $\bigcirc$
- (e.g. STREAM) Ο
- Measured Peak FLOP/s  $\bigcirc$
- 1 C++ FLOP >= 1 ISA FLOP (e.g. divide) Ο
- Data movement >> Compulsory Misses Ο
- Intensity can be higher or lower Ο



## Empirical **GFLOP**/s

rue Al using empirical FLOPs & empirical Bytes



# **Machine Characterization**

- "Theoretical Performance" numbers can be highly optimistic...
  - Pin BW vs. sustained bandwidth
  - TurboMode / Underclock for AVX
  - o compiler failings on high-Al loops.
- LBL developed the Empirical Roofline Toolkit (ERT)...
  - Characterize CPU/GPU systems
  - Peak Flop rates
  - Bandwidths for each level of memory
  - O MPI+OpenMP/CUDA == multiple GPUs



