

A Vision for Integrating Performance Counters into the Roofline model

Samuel Williams^{1,2}

samw@cs.berkeley.edu

with Andrew Waterman¹, Heidi Pan^{1,3},
David Patterson¹, Krste Asanovic¹, Jim Demmel¹

¹University of California, Berkeley

²Lawrence Berkeley National Laboratory

³Massachusetts Institute of Technology

❖ Auto-tuning

- Introduction to Auto-tuning
- BeBOP's previous performance counter experience
- BeBOP's current tuning efforts


❖ Roofline Model

- Motivating Example - SpMV
- Roofline model
- Performance counter enhanced Roofline model

Motivation (Folded into Jim's Talk)

- ❖ In economics, the Gini coefficient is a measure of the distribution of wealth within a society
- ❖ As wealth becomes concentrated, the value of the coefficient increases, and the curve departs from a straight line.


it's a just an assessment of the distribution, not a commentary on what it should be



http://en.wikipedia.org/wiki/Gini_coefficient

What's the Gini Coefficient for our Society?

- ❖ By *our society*, I mean those working in the performance optimization and analysis world (tuners, profilers, counters)
- ❖ Our *wealth*, is knowledge of tools and benefit gained from them.




- ❖ Apathy
 - Performance only matters after correctness
 - Scalability has won out over efficiency
 - Timescale for Moore's law has been shorter than optimization
- ❖ Ignorance / Lack of Specialized Education
 - Tools assume broad and deep architectural knowledge
 - Optimization may require detailed application knowledge
- ❖ Significant SysAdmin support
- ❖ Cryptic tools/presentation
- ❖ Erroneous data
- ❖ Frustration

- ❖ Certainly unreasonable for every programmer to be cognizant of performance counters
- ❖ Equally unreasonable for the benefit to be uniform

- ❖ Making performance tools
 - more intuitive
 - more robust
 - easier to use (always on?)
 - essential in a multicore era

will motivate more users to exploit them



- ❖ Oblivious to programmers, compilers, architectures, and middleware may exploit performance counters to improve performance

I


**auto-tuning & performance counter
experience**

Introduction to Auto-tuning

- ❖ Out-of-the-box code has (unintentional) assumptions on:
 - cache sizes (>10MB)
 - functional unit latencies(~1 cycle)
 - etc...

- ❖ These assumptions may result in poor performance when they exceed the machine characteristics

- ❖ Trade up front loss in productivity cost for continued reuse of automated kernel optimization on other architectures
- ❖ Given existing optimizations, **Auto-tuning automates the exploration of the optimization and parameter space**
- ❖ Two components:
 - parameterized code generator (we wrote ours in Perl)
 - Auto-tuning exploration benchmark
(combination of heuristics and exhaustive search)
- ❖ Auto-tuners that generate C code provide **performance portability** across the existing breadth of architectures
- ❖ Can be extended with ISA specific optimizations (e.g. DMA, SIMD)



BeBOP's Previous Performance Counter Experience (2-5 years ago)

- ❖ Perennially, performance counters have been used
 - as a *post-mortem* to validate auto-tuning heuristics
 - to bound remaining performance improvement
 - to understand unexpectedly poor performance

- ❖ However, this requires:
 - significant kernel and architecture knowledge
 - creation of a performance model specific to each kernel
 - calibration of the model

- ❖ Summary: We've experienced a progressively lower benefit and confidence in their use due to the variation in the quality and documentation of performance counter implementations

- ❖ Sparse Matrix Vector Multiplication (SpMV)
 - *“Performance Optimizations and Bounds for Sparse Matrix-Vector Multiply”*
 - Applied to older Sparc, Pentium III, Itanium machines
 - Model cache misses (compulsory matrix or compulsory matrix+vector)
 - Count cache misses via PAPI
 - Generally well bounded (but large performance bound)
 - *“When Cache Blocking Sparse Matrix Vector Multiply Works and Why”*
 - Similar architectures
 - Adds a fully associative TLB model (benchmarked TLB miss penalty)
 - Count TLB misses (as well as cache misses)
 - Much better correlation to actual performance trends

- ❖ Only modeled and counted the total number of misses (bandwidth only).
- ❖ Performance counters didn't distinguish between 'slow' and 'fast' misses (i.e. didn't account for exposed memory latency)

❖ MSPc/SIREV papers

- Stencils (heat equation on a regular grid)
- Used newer architectures (Opteron, Power5, Itanium2)
- Attempted to model slow and fast misses (e.g. engaged prefetchers)
- Modeling generally bounds performance and notes the trends

- Attempted use performance counters to understand the quirks
- Opteron and Power5 performance counters didn't count prefetched data
- Itanium performance counter trends correlated well with performance


BeBOP's Current Tuning Efforts (last 2 years)

- ❖ Multicore (and distributed) oriented

- ❖ Throughput Oriented Kernels on Multicore architectures:
 - Dense Linear Algebra (LU, QR, Cholesky, ...)
 - Sparse Linear Algebra (SpMV, Iterative Solvers, ...)
 - Structured Grids (LBMHD, stencils, ...)
 - FFTs
 - SW/HW co-tuning
 - Collectives (e.g. block transfers)

- ❖ Latency Oriented Kernels:
 - Collectives (Barriers, scalar transfers)

- ❖ Design auto-tuners for an arbitrary number of threads
- ❖ Design auto-tuners to address the limitations of the multicore paradigm
- ❖ This will provide **performance portability** across both the existing breadth of multicore architectures as well as their evolution



II

Roofline Model:


Facilitating Program Analysis and Optimization

Motivating Example:


Auto-tuning Sparse Matrix-Vector Multiplication (SpMV)

Samuel Williams, Leonid Oliker, Richard Vuduc, John Shalf, Katherine Yelick, James Demmel, "Optimization of Sparse Matrix-Vector Multiplication on Emerging Multicore Platforms", Supercomputing (SC), 2007.

- ❖ What's a Sparse Matrix ?
 - Most entries are 0.0
 - Performance advantage in only storing/operating on the nonzeros
 - Requires significant meta data to reconstruct the matrix structure
- ❖ What's SpMV ?
 - Evaluate $y=Ax$
 - A is a sparse matrix, x & y are dense vectors
- ❖ Challenges
 - **Very low arithmetic intensity (often <0.166 flops/byte)**
 - Difficult to exploit ILP(bad for superscalar),
 - Difficult to exploit DLP(bad for SIMD)



(a)
algebra conceptualization







(b)
CSR data structure

```



for (r=0; r<A.rows; r++) {
  double y0 = 0.0;
  for (i=A.rowStart[r]; i<A.rowStart[r+1]; i++){
    y0 += A.val[i] * x[A.col[i]];
  }
  y[r] = y0;
}
    
```

(c)
CSR reference code





- ❖ Out-of-the box SpMV performance on a suite of 14 matrices
- ❖ **Scalability isn't great**
- ❖ **Is this performance good?**





Naive Pthreads
 Naive



- ❖ Out-of-the box SpMV performance on a suite of 14 matrices
- ❖ Scalability isn't great
- ❖ Is this performance good?





Naive Pthreads
Naive





- ❖ Out-of-the box SpMV performance on a suite of 14 matrices
- ❖ Scalability isn't great
- ❖ Is this performance good?

Parallelism resulted in better performance, but did it result in good performance?



Naive Pthreads
Naive





- ❖ Fully auto-tuned SpMV performance across the suite of matrices
- ❖ Why do some optimizations work better on some architectures?



- +Cache/LS/TLB Blocking
- +Matrix Compression
- +SW Prefetching
- +NUMA/Affinity
- Naïve Pthreads
- Naïve




- ❖ Fully auto-tuned SpMV performance across the suite of matrices
- ❖ Included SPE/local store optimized version
- ❖ Why do some optimizations work better on some architectures?





- +Cache/LS/TLB Blocking
- +Matrix Compression
- +SW Prefetching
- +NUMA/Affinity
- Naïve Pthreads
- Naïve




Auto-tuning resulted in even better performance, but did it result in good performance?



- ❖ Fully auto-tuned SpMV performance across the suite of matrices
- ❖ Included SPE/local store optimized version
- ❖ Why do some optimizations work better on some architectures?
- ❖ Performance is better, but is performance good?



- +Cache/LS/TLB Blocking
- +Matrix Compression
- +SW Prefetching
- +NUMA/Affinity
- Naive Pthreads
- Naive



Should we spend another month optimizing it?


- ❖ Fully auto-tuned SpMV performance across the suite of matrices
- ❖ Included SPE/local store optimized version
- ❖ Why do some optimizations work better on some architectures?
- ❖ Performance is better, but is performance good?


- +Cache/LS/TLB Blocking
- +Matrix Compression
- +SW Prefetching
- +NUMA/Affinity
- Naïve Pthreads
- Naïve

How should the bulk of programmers analyze performance ?


Spreadsheet of Performance Counters?

| file 0 | file 1 | file 2 | file 3 | file 4 | file 5 | file 6 | file 7 | file 8 | file 9 | file 10 | file 11 | file 12 | file 13 | file 14 | file 15 |
|------------------------------------------------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| 0.28 | 0.23 | 0.22 | 0.22 | 0.22 | 0.23 | 0.23 | 0.22 | 0.25 | 0.23 | 0.23 | 0.23 | 0 | 0 | 0 | 0 |
| 3.52 | 4.41 | 4.45 | 4.45 | 4.46 | 4.32 | 4.35 | 4.45 | 3.92 | 4.37 | 4.37 | 4.44 | 9962.47 | 8729.68 | 870.16 | 5395.21 |
| 0.23 | 0.23 | 0.23 | 0.23 | 0.23 | 0.23 | 0.23 | 0.23 | 0.26 | 0.23 | 0.23 | 0.23 | 0.08 | 0.85 | 0.94 | 1.01 |
| 0.13 | 0.13 | 0.27 | 0.12 | 0.21 | 0.31 | 0.13 | 0.1 | 0.15 | 0.31 | 0.18 | 0.21 | 0.15 | 0.12 | 0.14 | 0.15 |
| 3.48 | 8.26 | 4.43 | 4.42 | 4.4 | 4.3 | 4.31 | 4.3 | 4.3 | 4.36 | 4.34 | 4.41 | 17.98 | 1.81 | 1.94 | 1.99 |
| 7.93 | 8.77 | 3.69 | 5.89 | 4.07 | 3.26 | 7.76 | 10.26 | 13.64 | 3.27 | 5.44 | 4.71 | 6.7 | 8.41 | 7.09 | 6.75 |
| 703.2 | 703.2 | 703.2 | 703.2 | 703.2 | 703.2 | 703.19 | 703.19 | 1384.66 | 1384.65 | 1384.67 | 1384.65 | 1384.65 | 1384.65 | 1384.65 | 1384.64 |
| 200.01 | 159.5 | 157.85 | 157.86 | 157.64 | 162.96 | 161.62 | 158.03 | 353 | 316.77 | 316.86 | 311.91 | 0.14 | 0.14 | 1.59 | 0.26 |
| 99.54 | 99.54 | 99.5 | 99.56 | 99.53 | 99.53 | 99.5 | 99.54 | 99.54 | 99.06 | 99.06 | 99.54 | 0.03 | 26.23 | 97.47 | 4.88 |
| 0.05 | 0.06 | 0.1 | 0.04 | 0.07 | 0.41 | 0.1 | 0.06 | 0.06 | 0.34 | 0.04 | 0.06 | 99.97 | 73.77 | 12.53 | 98.15 |
| 98.95 | 98.94 | 98 | 98.3 | 98.51 | 98.53 | 98.13 | 98.28 | 98.25 | 98.16 | 98.13 | 98.13 | 0.01 | 0.12 | 0.12 | 0.1 |
| 0.11 | 0.11 | 0.08 | 0.06 | 0.07 | 0.31 | 0.18 | 0.14 | 0.11 | 0.25 | 0.05 | 0.06 | 0.07 | 0.13 | 0.12 | 0.13 |
| 98.95 | 98.95 | 99.06 | 99.05 | 98.98 | 98.99 | 98.3 | 98.95 | 99.45 | 99.44 | 99.48 | 99.47 | 0.07 | 0.13 | 0.24 | 0.13 |
| per-thousand-instructions' except where noted. | | | | | | | | | | | | | | | |
| 185.21 | 190.3 | 192.32 | 191.98 | 191.77 | 192.09 | 194.44 | 192.6 | 194.37 | 191.56 | 189.12 | 189.68 | 331.35 | 326.94 | 204.9 | 302.55 |
| 0.01 | 0.01 | 0 | 0 | 0 | 0.01 | 0 | 0 | 0.01 | 0.01 | 0.01 | 0 | 0.53 | 0.51 | 0.13 | 0.25 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.23 | 0.22 | 0.24 | 1.92 |
| 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 2.81 | 2.4 | 0.36 | 4.05 |
| 0.29 | 0.25 | 0.18 | 0.21 | 0.19 | 0.57 | 0.23 | 0.26 | 0.3 | 0.51 | 0.2 | 0.18 | 0.14 | 0.17 | 0.13 | 0.16 |
| 396.35 | 425.76 | 420.54 | 420.07 | 419.36 | 410.71 | 415.08 | 418.89 | 388.28 | 418.79 | 421.3 | 420.98 | 540.02 | 541.99 | 388.46 | 496.23 |
| 58.54 | 77.08 | 75.48 | 75.48 | 75.48 | 75.48 | 75.48 | 75.48 | 69.46 | 75.17 | 76.3 | 76.28 | 7.73 | 11.9 | 14.04 | 13.18 |
| 18 | 48.98 | 63.07 | 61.98 | 61.78 | 62.03 | 62.03 | 61.9 | 56.12 | 61.81 | 62.58 | 62.44 | 14.5 | 17.44 | 5.71 | 13.17 |
| 2492.85 | 2573.61 | 2493.85 | 2492.86 | 2493.1 | 2575.3 | 2497.87 | 2493.39 | 2689.87 | 2511.38 | 2570.05 | 2529.3 | 4.42 | 0.2 | 2.37 | 2.88 |
| 0 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.02 | 0.01 | 0.01 | 8.77 | 7.85 | 0.74 | 6.06 |
| 2.48 | 2.59 | 4.59 | 6.08 | 4.81 | 3.28 | 2.2 | 1.38 | 7.91 | 2.71 | 2.87 | 2.34 | 0.52 | 0.71 | 1.09 | 0.16 |
| 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.02 | 0.01 | 0.02 | 0.01 | 0.01 | 0.01 | 0 | 0 | 0 | 0 | 0 |
| 59.54 | 77.08 | 75.48 | 75.48 | 75.55 | 75.49 | 73.82 | 75.37 | 68.46 | 75.17 | 76.3 | 76.28 | 7.79 | 11.9 | 14.04 | 13.19 |
| 22.64 | 68.16 | 66.73 | 66.71 | 66.83 | 66.73 | 66.28 | 66.46 | 61.43 | 66.34 | 67.35 | 67.34 | 5.04 | 7.88 | 12.1 | 8.08 |
| 88.42 | 88.42 | 88.42 | 88.42 | 88.42 | 88.42 | 88.44 | 88.44 | 88.27 | 88.24 | 88.27 | 88.28 | 64.81 | 64.57 | 88.21 | 79.3 |
| 2204.132 | 2272.56 | 2204.71 | 2204.25 | 2205.13 | 2274.77 | 2208.74 | 2205.16 | 2267.57 | 2233.57 | 2268.5 | 2232.76 | 0.07 | 0.13 | 2.05 | 0 |
| 1.08 | 0.87 | 0.89 | 0.84 | 0.87 | 0.88 | 0.88 | 0.84 | 0.95 | 1.05 | 1.08 | 1.05 | 4.86 | 2.55 | 8.38 | 3.46 |
| 0.28 | 0.21 | 0.27 | 0.24 | 0.26 | 0.65 | 0.18 | 0.27 | 0.28 | 0.25 | 0.43 | 0.26 | 20.85 | 21.5 | 23.85 | 15.25 |
| 0.08 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 | 0.07 |
| 60.2 | 78.17 | 76.35 | 76.34 | 76.38 | 74.7 | 76.22 | 69.42 | 76.23 | 77.39 | 77.34 | 77.34 | 21.42 | 22.41 | 23.16 | 19.71 |
| 59.93 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 | 66.73 |
| 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 | 87.45 |
| 2204.2 | 2273.61 | 2204.25 | 2204.25 | 2205.13 | 2274.77 | 2208.74 | 2205.16 | 2267.57 | 2233.57 | 2268.5 | 2232.76 | 0.07 | 0.13 | 2.05 | 0 |
| 48.08 | 61.89 | 60.82 | 60.85 | 60.87 | 61.8 | 61.8 | 60.74 | 54.73 | 60.04 | 61.02 | 60.88 | 5.05 | 0 | 5.79 | 5.24 |
| 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | 0.02 | 0.01 | 0.01 | 0.01 | 0.01 | 0.02 | 0.01 | 32.77 | 37.01 | 3.37 | 28.22 |
| 98.5 | 98.51 | 98.51 | 98.51 | 98.51 | 98.54 | 98.51 | 98.51 | 98.51 | 98.51 | 98.51 | 98.51 | 26.55 | 26.5 | 45.3 | 63.71 |
| 1.09 | 1.38 | 1.1 | 1.18 | 1.1 | 1.38 | 1.18 | 1.1 | 1.38 | 1.18 | 1.1 | 1.38 | 1.37 | 1.38 | 1.37 | 1.38 |
| 0.25 | 0.42 | 0.42 | 0.42 | 0.42 | 0.42 | 0.42 | 0.42 | 0.42 | 0.42 | 0.42 | 0.42 | 0.2 | 0.2 | 0.29 | 0.03 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2195.84 | 2268.99 | 2196.05 | 2196.02 | 2195.27 | 2267.39 | 2199.58 | 2195.42 | 2263.83 | 2229.45 | 2264.52 | 2229 | 0.04 | 0.11 | 1.7 | 0.18 |
| 4.12 | 3.99 | 2.9 | 2.51 | 3.21 | 3.37 | 3.53 | 3.62 | 3.85 | 4.15 | 3.15 | 2.93 | 0.01 | 0.03 | 0.13 | 0.02 |
| 30.95 | 37.29 | 36.25 | 36.25 | 36.25 | 36.25 | 36.25 | 36.25 | 36.25 | 36.25 | 36.25 | 36.25 | 36.25 | 36.25 | 36.25 | 36.25 |
| 13.74 | 14.01 | 13.95 | 13.9 | 13.2 | 14.02 | 13.89 | 13.39 | 13.53 | 13.36 | 13.68 | 13.47 | 0 | 0 | 0.17 | 0.01 |
| 233.92 | 242.88 | 234.66 | 234.66 | 234.66 | 234.66 | 234.66 | 234.66 | 234.66 | 234.66 | 234.66 | 234.66 | 0.02 | 0.03 | 0.03 | 0.03 |
| 8.2 | 11.2 | 10.78 | 10.82 | 10.8 | 10.87 | 10.88 | 10.76 | 9.79 | 10.81 | 10.94 | 10.85 | 16.08 | 15.8 | 15.8 | 23.23 |
| 305.7 | 306 | 305.7 | 305.7 | 305.7 | 305.7 | 305.7 | 305.7 | 305.7 | 305.7 | 305.7 | 305.7 | 305.7 | 305.7 | 305.7 | 305.7 |
| 0 | 0 | 0 | 0 | 0 | 0.01 | 0.01 | 0 | 0 | 0 | 0.02 | 0 | 0.98 | 0.89 | 1.4 | 0.12 |
| 0.01 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 185.21 | 190.3 | 192.32 | 191.98 | 191.77 | 192.09 | 194.44 | 192.6 | 194.37 | 191.56 | 189.12 | 189.68 | 331.35 | 326.94 | 204.9 | 302.55 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.53 | 0.51 | 0.13 | 0.25 |
| 0.03 | 190.32 | 192.32 | 191.98 | 191.85 | 191.1 | 194.61 | 192.02 | 194.67 | 191.0 | 189.12 | 189.68 | 312.25 | 301.0 | 210.0 | 280.4 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 12.47 | 19.89 | 3.49 | 14.35 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.16 | 0.16 | 0.07 | 0.29 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.53 | 0.51 | 0.13 | 0.88 |
| 32.64 | 3.3 | 10.28 | 0 | 12.07 | 0.01 | 0 | 0.22 | 0.16 | 0.25 | 6.98 | 6.17 | 0 | 9.18 | 0.27 | 36.84 |
| 0.21 | 483.11 | 475.1 | 475.1 | 475.1 | 477 | 488.9 | 471.69 | 438.18 | 473.21 | 477.77 | 477.2 | 68.42 | 68.48 | 321.91 | 123.93 |
| 0.42 | 0.28 | 0.23 | 0.25 | 0.22 | 1.12 | 0.44 | 0.28 | 0.42 | 1 | 0.22 | 0.28 | 411.53 | 356.9 | 81.68 | 267.72 |
| 0.94 | 1.74 | 1.79 | 1.91 | 1.78 | 1.15 | 1.22 | 1.73 | 0.94 | 1.3 | 1.68 | 1.61 | 0.46 | 0.32 | 0.28 | 0.51 |
| 400.19 | 483.39 | 475.32 | 475.18 | 475.14 | 478.12 | 469.34 | 471.97 | 438.87 | 474.2 | 477.99 | 477.99 | 479.95 | 423.38 | 403.26 | 391.65 |
| 0.83 | 1.33 | 1.07 | 1.08 | 1.07 | 1.08 | 1.11 | 1.05 | 0.95 | 1.07 | 1.07 | 1.07 | 5.42 | 1.55 | 2.76 | 2.98 |
| 0.21 | 10.33 | 0.22 | 0.23 | 0.22 | 0.23 | 0.22 | 0.22 | 0.22 | 0.22 | 0.22 | 0.22 | 0.22 | 0.22 | 0.22 | 0.22 |
| 0.83 | 1.12 | 1.06 | 1.07 | 1.06 | 1.07 | 1.1 | 1.05 | 0.95 | 1.05 | 1.07 | 1.06 | 0.52 | 0.39 | 0.54 | 0.54 |
| 0.64 | 0.88 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 |
| 77.44 | 79.79 | 77.87 | 77.81 | 77.65 | 79.67 | 78.9 | 78.9 | 98.92 | 98.38 | 98.67 | 98.82 | 27.41 | 35.44 | 89.23 | 16.21 |
| 0 | 0 | 0 | 0 | 0 | 0.01 | 0.01 | 0 | 0 | 0.01 | 0 | 0.01 | 1.9 | 1.15 | 0.23 | 1.27 |
| 5.07 | 0.25 | 0 | 0.24 | 0.03 | 5.64 | 0.25 | 0.12 | 4.7 | 0.08 | 0.05 | 0.39 | 12.03 | 10.37 | 4.02 | 38.43 |
| 0.64 | 0.89 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 | 0.83 |
| 77.09 | 78.84 | 77.87 | 77.81 | 77.65 | 79.67 | 78.9 | 78.9 | 98.93 | 98.37 | 98.67 | 98.82 | 27.41 | 35.44 | 89.23 | 16.21 |
| 0.65 | 0.92 | 0.84 | 0.84 | 0.83 | 0.85 | 0.86 | 0.83 | 0.95 | 1.04 | 1.06 | 1.05 | 0.66 | 0.7 | 7.89 | 1.1 |
| 0.02 | 0.06 | 1.26 | 2.07 | 0 | 0.01 | 0.19 | 0 | 0 | 0 | 0.43 | 0 | 21.24 | 31.73 | 0.8 | 16.51 |
| 0 | 0.06 | 0.01 | 0.02 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.14 | 0.21 | 0.06 | 0.31 |
| 0.65 | 0.91 | 0.83 | 0.83 | 0.83 | 0.85 | 0.87 | 0.82 | 0.94 | 1.04 | 1.06 | 1.05 | 0.03 | 0.09 | 4.65 | 0.31 |
| 0.01 | 0.06 | 0.01 | 0.01</ | | | | | | | | | | | | |







- ❖ It would be great if we could always get peak performance





- ❖ Machines have finite memory bandwidth
- ❖ Apply a Bound and Bottleneck Analysis
- ❖ Still Unrealistically optimistic model



$$\text{Gflop/s(AI)} = \min \left\{ \begin{array}{l} \text{Peak Gflop/s} \\ \text{StreamBW} * \text{AI} \end{array} \right.$$



- ❖ Bound and Bottleneck Analysis
- ❖ Unrealistically optimistic model
- ❖ Hand optimized Stream BW benchmark

$$\text{Gflop/s(AI)} = \min \left\{ \begin{array}{l} \text{Peak Gflop/s} \\ \text{StreamBW} * \text{AI} \end{array} \right.$$









- ❖ Delineate performance by architectural paradigm = **'ceilings'**
- ❖ In-core optimizations 1..i
- ❖ DRAM optimizations 1..j



$$GFlops_{i,j}(AI) = \min \left\{ \begin{array}{l} InCoreGFlops_i \\ StreamBW_j * AI \end{array} \right.$$



- ❖ FMA is inherent in SpMV (place at bottom)









- ❖ Two unit stride streams
- ❖ Inherent FMA
- ❖ No ILP
- ❖ No DLP
- ❖ FP is 12-25%
- ❖ Naïve compulsory flop:byte < 0.166









- ❖ Two unit stride streams
- ❖ Inherent FMA
- ❖ No ILP
- ❖ No DLP
- ❖ FP is 12-25%
- ❖ Naïve compulsory
flop:byte < 0.166
- ❖ For simplicity: **dense matrix in sparse format**







- ❖ compulsory flop:byte ~ 0.166
- ❖ utilize all memory channels







- ❖ Inherent FMA
- ❖ Register blocking improves ILP, DLP, flop:byte ratio, and FP% of instructions



Roofline model for SpMV (matrix compression)



- ❖ Inherent FMA
- ❖ Register blocking improves ILP, DLP, flop:byte ratio, and FP% of instructions




Performance is bandwidth limited

A Vision for BeBOP's Future Performance Counter Usage

- ❖ The Roofline and its ceilings are architecture specific
- ❖ They are not execution(runtime) specific
- ❖ It requires the user to calculate the true arithmetic intensity including cache conflict and capacity misses.
- ❖ Although the roofline is extremely visually intuitive, it only says what must be done by some agent (by compilers, by hand, by libraries)
- ❖ It does not state in what aspect was the code deficient


- ❖ In the worst case, without performance counter data performance analysis can be extremely non-intuitive
- ❖ (delete the ceilings)

Architecture-Specific Roofline




- ❖ Transition from an architecture specific roofline, to an execution-specific roofline

Architecture-Specific Roofline




Execution-Specific Roofline




- ❖ Performance counters tell us the true memory traffic
- ❖ Algorithmic Analysis tells us the useful flops
- ❖ Combined we can calculate the true arithmetic intensity

Architecture-Specific Roofline




Execution-Specific Roofline




- ❖ Given the total memory traffic and total kernel time, we may also calculate the true memory bandwidth
- ❖ Must include 3C's + speculative loads

Architecture-Specific Roofline




Execution-Specific Roofline




- ❖ Every idle bus cycle diminishes memory bandwidth
- ❖ Use performance counters to bin memory stall cycles

Architecture-Specific Roofline




Execution-Specific Roofline




- ❖ Measure imbalance between FP add/mul issue rates as well as stalls from lack of ILP and ratio of scalar to SIMD instructions
- ❖ Must be modified by the compulsory work
 - e.g. placing a 0 in a SIMD register to execute the `_PD` form increases the SIMD rate but not the useful execution rate

Architecture-Specific Roofline



Execution-Specific Roofline



- ❖ Visually Intuitive
- ❖ With performance counter data its clear which optimizations should be attempted and what the potential benefit is.
(must still be familiar with possible optimizations)

- ❖ Exhaustive search is intractable (search space explosion)

- ❖ Propose using performance counters to guide tuning:
 - Generate an execution-specific roofline to determine which optimization(s) should be attempted next
 - From the roofline, its clear what doesn't limit performance
 - Select the optimization that provides the largest potential gain e.g. bandwidth, arithmetic intensity, in-core performance
 - and iterate

Summary

- ❖ Existing performance counter tools miss the bulk of programmers
- ❖ The Roofline provides a nice (albeit imperfect) approach to performance/architectural visualization
- ❖ We believe that performance counters can be used to generate execution-specific rooflines that will facilitate optimizations

- ❖ However, real applications will run concurrently with other applications sharing resources. This will complicate performance analysis
- ❖ next speaker...


❖ Research supported by:

- Microsoft and Intel funding (Award #20080469)
- DOE Office of Science under contract number DE-AC02-05CH11231
- NSF contract CNS-0325873
- Sun Microsystems - Niagara2 / Victoria Falls machines
- AMD - access to Quad-core Opteron (barcelona) access
- Forschungszentrum Jülich - access to QS20 Cell blades
- IBM - virtual loaner program to QS20/QS22 Cell blades

Questions ?


BACKUP SLIDES

What's a Memory Intensive Kernel?



- ❖ **True Arithmetic Intensity (AI) ~ Total Flops / Total DRAM Bytes**
- ❖ Arithmetic intensity is:
 - ultimately limited by compulsory traffic
 - diminished by conflict or capacity misses

- ❖ A kernel is memory intensive when:
the kernel's arithmetic intensity $<$ the machine's balance (flop:byte)
- ❖ If so, then we expect:
Performance \sim Stream BW * Arithmetic Intensity
- ❖ Technology allows peak flops to improve faster than bandwidth.
 \Rightarrow **more and more kernels will be considered memory intensive**



- ❖ There has been an explosion in the optimization parameter space.
- ❖ Complicates the generation of kernels and their exploration

- ❖ Currently we either:
 - Exhaustively search the space (increasingly intractable)
 - Apply very high level heuristics to eliminate much of it

- ❖ Need a guided search that is cognizant of both architecture and performance counters.

- ❖ Only counted the number of cache/TLB misses
- ❖ We didn't count exposed memory stalls (e.g. prefetchers)
- ❖ We didn't count NUMA asymmetry in memory traffic
- ❖ We didn't count coherency traffic
- ❖ Tools can be buggy or not portable
- ❖ Even worse is just giving a spread sheet filled with numbers and cryptic event names

- ❖ In-core events are less interesting as more and more kernels become memory bound