



Variable-Width Datapath for On-Chip Network Static Power Reduction


George Michelogiannakis, John Shalf

Postdoctoral Research Fellow
Computer Architecture Laboratory
Lawrence Berkeley National Laboratory



- ◆ Leakage power is an increasing problem in future or near threshold voltage (NTV) technologies
- ◆ Leakage power can be important even at high network loads
- ◆ This work proposes variable-width datapaths
 - Parts of channels, buffers, and crossbars can be activated on demand
- ◆ We demonstrate an average of **33%** total power reduction with PARSEC benchmarks

- ◆ Leakage power / motivation
- ◆ Related work
- ◆ Variable-width datapaths
- ◆ Results
- ◆ Conclusions

Leakage Power Contribution




32nm (above). 45nm (below). Orion 2.0.




[Top left] "FlexiBuffer: Reducing Leakage Power in On-Chip Network Routers". DAC 2011

[Rest] "NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers". MICRO 2012





NTV operation reduces total power, improves energy efficiency

Subthreshold leakage power is substantial portion of the total




- ◆ Leakage power / motivation
- ◆ **Related work**
- ◆ Variable-width datapaths
- ◆ Results
- ◆ Conclusions


- ◆ High threshold voltage “sleep switch” transistor
- ◆ Savings when sleep time enough to overcome energy overheads



- ◆ Put SRAM lines into low-power (low voltage) “drowsy” mode
 - Preserves data
- ◆ Faster activation than power-gated SRAMs (1-2 cycles)
 - Higher leakage current while drowsy. Higher activation penalty



CatNap: Multiple Networks




- ◆ Leakage power / motivation
- ◆ Related work
- ◆ **Variable-width datapaths**
- ◆ Results
- ◆ Conclusions

Variable-Width Channels




Same bisection bandwidth






- ◆ If flits from any channel lane can choose any VC, that necessitates multiplexers




- ◆ We map channel lanes to use only a subset of VCs (1-1 with equal VCs and lanes)

Input VCs



Output VCs

- ◆ Flits winning switch allocation (SA) activate in the next router:
 - Output channels and switch lanes (3 cycles)
 - Input buffers (1 cycle with drowsy SRAMs)
 - No false activations
 - With the below 4-stage router pipeline, no activation stalls




- ◆ ABN switch allocators: (Inputs x VCs) x (Outputs x ChanLanes)
 - As long as ChanLanes no greater than VCs, switch allocator no more complex than VC allocator
 - If VC and switch allocators in different pipeline stages, router cycle time does not extend
- ◆ VC allocators consume 2-10mW and occupy 5000um
 - Both very small percentages of the router
 - Therefore increase of switch allocator's cost insignificant

- ◆ Leakage power / motivation
- ◆ Related work
- ◆ Variable-width datapaths
- ◆ **Results**
- ◆ Conclusions

- ◆ Booksim network simulator
- ◆ 8x8 Mesh. DOR
- ◆ We compare:
 - **Single-lane**: Single-lane power-gated network
 - **ABN**: Flits choose a lane based on their output VC
 - **Multinets**: Multiple power-gated subnetworks
- ◆ Router pipeline previously presented
- ◆ 2 VCs as baseline. Normalize for buffer size by adjusting VCs
- ◆ Activation and deactivation delays (65nm at 1GHz):
 - Channel and crossbar activation delay: 3 cycles
 - Channel and crossbar activation wait: 15 cycles
 - Channel and crossbar deactivation wait: 6 cycles
 - Buffer (VC) deactivation wait: 3 cycles


8x8 mesh. DOR. UR traffic



UR worst case for ABNs

ABNs better powers down resources at high loads

8x8 mesh. DOR. UR traffic




UR worst case for ABNs

Multinets takes advantage of lower-radix switches

Two Subnetworks. Latency



8x8 mesh. DOR. UR traffic




Multinets cannot make perfect injection decisions or use resources in another subnetwork after injection to combat transient imbalance

PARSEC Results




Two ABN lanes and two multinet subnetworks




Scaling Up



Four ABN lanes and four multinet subnetworks



8x8 mesh. DOR. UR traffic



Effects of transient imbalance in multinetts are intensified

- ◆ Leakage power / motivation
- ◆ Related work
- ◆ Variable-width datapaths
- ◆ Results
- ◆ **Conclusions**

- ◆ Leakage power is a growing concern in future technologies
- ◆ Dividing datapaths in lanes provides more flexibility than multi-network approaches
 - But there are tradeoffs
- ◆ Using drowsy SRAMs allows hiding the activation delay without false activations
 - Can change with shallow router pipelines
- ◆ We demonstrate an average of **33%** total power reduction with PARSEC benchmarks

Questions?



Acknowledgment: D.O.E. office of science