

Performance Tuning of Scientific Codes with the Roofline Model

1:30pm 1:35pm 2:10pm 2:40pm 3:00pm 3:30pm 3:45pm 4:30pm 4:55pm Introductions / Administration Roofline Introduction CARM / Energy / GPUs Intel Advisor Installation coffee break Introduction to Intel Advisor Hands-on with Intel Advisor HPC Application Studies closing remarks / Q&A

all Samuel Williams Aleksandar Ilic Zakhar Matveev

Zakhar Matveev all Charlene Yang all







ntroductions

Samuel Williams

BERKELEY LAB

LAWRENCE BERKELEY NATIONAL LABORATORY

Computational Research Division Lawrence Berkeley National Lab

Aleksandar Ilic

Institute of Systems and Computer Engineering, Portugal

Zakhar Matveev

Intel Corporation

Kiril Rogozhin

Intel Corporation



Charlene Yang NERSC

Lawrence Berkeley National Lab



LAWRENCE BERKELEY NATIONAL LABORATORY

Materials: USB / Downloads







more Roofline at SC'18...

P3HPC Workshop Friday 8:30am D174

BERKELEY LAB

RKELEY NATIONAL LABORATORY

"An Empirical Roofline Methodology for Quantitatively Assessing Performance Portability", Yang, Gayatri, Kurth, Basu, Ronaghi, Adetokunbo, Friesen, Cook, Doerfler, Oliker, Deslippe, Williams







KELEY NATIONAL LABORATORY

Don't forget to take the Survey...









ABORATORY

Introduction to the Roofline Model

Samuel Williams

Computational Research Division Lawrence Berkeley National Lab







LAWRENCE BERKELEY NATIONAL LABORATORY

Acknowledgements

- This material is based upon work supported by the Advanced Scientific Computing Research Program in the U.S. Department of Energy, Office of Science, under Award Number DE-AC02-05CH11231.
- This material is based upon work supported by the DOE RAPIDS SciDAC Institute.
- This research used resources of the National Energy Research Scientific Computing Center (NERSC), which is supported by the Office of Science of the U.S. Department of Energy under contract DE-AC02-05CH11231.







LAWRENCE BERKELEY NATIONAL LABORATORY

Background





Why Use Performance Models or Tools?

- Identify performance bottlenecks
- Motivate software optimizations
- **Determine when we're done optimizing**
 - Assess performance relative to machine capabilities ullet
 - Motivate need for algorithmic changes ullet
- Predict performance on future machines / architectures
 - Sets realistic expectations on performance for future procurements
 - Used for HW/SW Co-Design to ensure future architectures are well-suited for the ulletcomputational needs of today's applications.





- Many different components can contribute to kernel run time.
- Some are application-specific, and some architecture-specific.

#FP operations Flop/s Cache data movement Cache GB/s DRAM data movement DRAM GB/s PCIe data movement PCIe bandwidth Depth OMP Overhead MPI Message Size Network Bandwidth MPI Send:Wait ratio Network Gap #MPI Wait's Network Latency

ne. cific.



Can't think about all these terms all the time for every application...

Computational Complexity #FP operations Flop/s Cache data movement Cache GB/s DRAM data movement DRAM GB/s PCIe data movement PCIe bandwidth Depth OMP Overhead MPI Message Size Network Bandwidth MPI Send: Wait ratio Network Gap #MPI Wait's Network Latency



Because there are so many components, performance models often conceptualize the system as being dominated by one or more of these components.

> **#FP operations** Flop/s Cache data movement Cache GB/s DRAM data movement DRAM GB/s PCIe data movement PCIe bandwidth Depth OMP Overhead MPI Message Size Network Bandwidth MPI Send: Wait ratio Network Gap LogP #MPI Wait's Network Latency

Culler, et al, "LogP: a practical model of parallel computation", CACM. 1996.



Because there are so many components, performance models often conceptualize the system as being dominated by one or more of these components.

#FP operations Flop/s Cache data movement Cache GB/s DRAM data movement DRAM GB/s PCIe data movement PCIe bandwidth Depth OMP Overhead MPI Message Size Network Bandwidth MPI Send: Wait ratio Network Gap #MPI Wait's Network Latency Alexandrov, et al, "LogGP: incorporating long messages into

the LogP model - one step closer towards a realistic model for parallel computation", SPAA, 1995.





Because there are so many components, performance models often conceptualize the system as being dominated by one or more of these components.

> Roofline **#FP operations** Flop/s Model Cache data movement Cache GB/s DRAM data movement DRAM GB/s PCIe data movement PCIe bandwidth Depth OMP Overhead MPI Message Size Network Bandwidth MPI Send: Wait ratio Network Gap #MPI Wait's Network Latency

Williams et al, "Roofline: An Insightful Visual Performance Model For Multicore Architectures", CACM, 2009.





BERKELEY NATIONAL LABORATORY

Roofline Model: Arithmetic Intensity and Bandwidth



Performance Models / Simulators

- Historically, many performance models and simulators tracked time to predict performance (i.e. counting cycles)
- The last two decades saw a number of latency-hiding techniques...
 - Out-of-order execution (hardware discovers parallelism to hide latency)
 - HW stream prefetching (hardware speculatively loads data) ۲
 - Massive thread parallelism (independent threads satisfy the latency-bandwidth product) ullet
- ... resulted in a shift from a latency-limited computing regime to a throughput-limited computing regime





Roofline Model

- **Roofline Model** is a throughput-oriented performance model...
 - Tracks rates not times
 - Augmented with Little's Law (concurrency = latency*bandwidth)
 - Independent of ISA and architecture (applies ulletto CPUs, GPUs, Google TPUs¹, etc...)

	COMPUTATIONAL RESEARC PERFORMANCE AND ALGORITHMS RESEARCH STA Home & Performance and Algorithms Research & Research & Roofflin	H IFF RES
Performance and Algorith		
PERFORMANCE AND ALGORITHMS Research Auto-tuning BeBOP EDGAR HipGISAXS HPGMG Roofline ScIDAC ScIDAC TOF500 Previous Projects	Roofline Performance model used to the multicore, manycore, or accelerator processor architecture assess the quality of attained performance by combining la performance figure. One can examine the resultant Rooflin limitations. Definition (bytes), A BLAS-1 vector-vector increations of parameter behind the Roofline model is Arithmetic total data movement (bytes). A BLAS-1 vector-vector increations of place on a write allocate cache arco would have an arithmetic intensity of 0.104*logN and a limit FFT arithmetic intensity to perhaps 2 flops per by arithmetic intensity.	bound the perf s. Rather than ccality, bandwi ic Intensity. Ar ment (X 1+2y te. Conversel hitecture, the would grow s te. Finally, BL
Facebook	0.1-1.0 flops per byte	Typically < 2

https://crd.lbl.gov/departments/computer-science/PAR/research/roofline





- One could hope to always attain peak performance (Flop/s)
- However, finite reuse and bandwidth limit performance.
- Assuming perfect overlap of communication and computation...

CF	bU
(compute	e, floj
	DR (GE
DR (data	AN , gb)

Time = max #FP ops / Peak GFlop/s #Bytes / Peak GB/s



RAM Bandwidth B/s)

M



- One could hope to always attain peak performance (Flop/s)
- However, finite reuse and bandwidth limit performance.
- Assuming perfect overlap of communication and computation...



1 / Peak GFlop/s #Bytes / #FP ops / Peak GB/s Time **= max** -#FP ops

DRAM Bandwidth



- One could hope to always attain peak performance (Flop/s)
- However, finite reuse and bandwidth limit performance.
- Assuming perfect overlap of communication and computation...



Peak GFlop/s (#FP ops / #Bytes) * Peak GB/s #FP ops Time

DRAM Bandwidth



- One could hope to always attain peak performance (Flop/s)
- However, finite reuse and bandwidth limit performance.
- Assuming perfect overlap of communication and computation...



GFlop/s = min { Peak GFlop/s AI * Peak GB/s

Note, Arithmetic Intensity (AI) = Flops / Bytes (as presented to DRAM)

DRAM Bandwidth



- Plot Roofline bound using Arithmetic Intensity as the x-axis
- Log-log scale makes it easy to doodle, extrapolate performance along Moore's Law, etc...
- Kernels with AI less than machine balance are ultimately DRAM bound (we'll refine this later...)





Roofline Example #1

- Typical machine balance is 5-10 flops per byte... 40-80 flops per double to exploit compute capability Artifact of technology and money • Unlikely to improve ٠
- Consider STREAM Triad...

#pragma omp parallel for for(i=0;i<N;i++){</pre> Z[i] = X[i] + alpha*Y[i];

- 2 flops per iteration ٠
- Transfer 24 bytes per iteration (read X[i], Y[i], write Z[i]) ٠
- AI = 0.083 flops per byte == Memory bound ٠





Roofline Example #2

Conversely, 7-point constant coefficient stencil...

- 7 flops
- 8 memory references (7 reads, 1 store) per point •
- Cache can filter all but 1 read and 1 write per point ٠
- AI = 0.44 flops per byte == memory bound, •

but 5x the flop rate







- Imagine a mix of loop nests
- Flop/s alone may not be useful in deciding which to optimize first





• We can sort kernels by AI ...





- We can sort kernels by AI …
- ... and compare performance relative to machine capabilities





- Kernels near the roofline are making good use of computational resources
 - kernels can have low performance 0 (Gflop/s), but make good use of a machine
 - kernels can have high performance Ο (Gflop/s), but make poor use of a machine







BERKELEY NATIONAL LABORATORY

Refining Roofline: Memory Hierarchy & DLP





- Processors have multiple levels of memory/cache
 - Registers
 - L1, L2, L3 cache
 - MCDRAM/HBM (KNL/GPU device memory)
 - DDR (main memory)
 - NVRAM (non-volatile memory)
- Applications have locality in each level
 - Unique data movements imply unique Al's
 - Moreover, each level will have a unique bandwidth



- Construct superposition of Rooflines...
 - Measure bandwidth
 - Measure AI for each level of memory
 - Although an loop nest may have multiple ulletAl's and multiple bounds (flops, L1, L2, ... **DRAM**)...
 - ... performance is bound by the • minimum





- Construct superposition of Rooflines...
 - Measure bandwidth
 - Measure AI for each level of memory
 - Although an loop nest may have multiple ulletAl's and multiple bounds (flops, L1, L2, ... **DRAM**)...
 - ... performance is bound by the • minimum





- Construct superposition of Rooflines...
 - Measure bandwidth
 - Measure AI for each level of memory
 - Although an loop nest may have multiple ulletAl's and multiple bounds (flops, L1, L2, ... **DRAM**)...
 - ... performance is bound by the • minimum





- Construct superposition of Rooflines...
 - Measure bandwidth
 - Measure AI for each level of memory
 - Although an loop nest may have multiple Al's and multiple bounds (flops, L1, L2, ... DRAM)...
 - ... performance is bound by the minimum





Data, Instruction, Thread-Level Parallelism...

- We have assumed one can attain peak flops with high locality.
- In reality, we must …
 - Use special instructions (e.g. FMA) ullet
 - Vectorize loops (16 flops per instruction)
 - Hide FPU latency

(unrolling, out-of-order execution)

- Use all cores & sockets
- Without these, ...
 - Peak performance is not attainable
 - Some kernels can transition from memory-bound to compute-bound







Data, Instruction, Thread-Level Parallelism...

- We have assumed one can attain peak flops with high locality.
- In reality, we must ...
 - Use special instructions (e.g. FMA) ullet
 - Vectorize loops (16 flops per instruction)
 - Hide FPU latency
 - (unrolling, out-of-order execution)
 - Use all cores & sockets
- Without these, ...
 - Peak performance is not attainable
 - Some kernels can transition from memory-bound to compute-bound





Peak Flop/s Add-only (No FMA)

No vectorization Lack of DLP pulls performance below DDR Roofline




ELEY NATIONAL LABORATORY

Roofline Model: Roofline-driven Performance Optimization



Broadly speaking, there are three approaches to improving performance:





Peak Flop/s No FMA

No vectorizatio



- Broadly speaking, there are three approaches to improving performance:
- Maximize in-core performance (e.g. get compiler to vectorize)







- Broadly speaking, there are three approaches to improving performance:
- Maximize in-core performance (e.g. get compiler to vectorize)
- Maximize memory bandwidth (e.g. NUMA-aware, unit-stride)





Peak Flop/s No FMA

vectorizatio



- Broadly speaking, there are three approaches to improving performance:
- Maximize in-core performance (e.g. get compiler to vectorize)
- Maximize memory bandwidth (e.g. NUMA-aware, unit stride)
- Minimize data movement (e.g. cache blocking)









BERKELEY NATIONAL LABORATORY

Roofline In Practice: Evolution at LBL / NERSC







LAWRENCE BERKELEY NATIONAL LABORATORY

Step 1: Machine Characterization





Machine Characterization

- "Theoretical Performance" numbers can be highly optimistic...
 - Pin BW vs. sustained bandwidth
 - TurboMode / Underclock for AVX
 - compiler failings on high-AI loops. \bullet
- LBL developed the Empirical Roofline Toolkit (ERT)...
 - Characterize CPU/GPU systems \bullet
 - Peak Flop rates lacksquare
 - Bandwidths for each level of memory lacksquare
 - **MPI+OpenMP/CUDA == multiple GPUs**











RENCE BERKELEY NATIONAL LABORATORY

Step 2: Application Characterization





Measuring Al

- To characterize execution with Roofline we need...
 - Time \bigcirc
 - **Flops** (=> flop's / time) Ο
 - **Data movement** between each level of memory (=> Flop's / GB's)
- We can look at the full application...
 - Coarse grained, 30-min average Ο
 - Misses many details and bottlenecks Ο
- or we can look at individual loop nests...
 - Requires auto-instrumentation on a loop by loop basis \bigcirc
 - Moreover, we should probably differentiate data movement or flops on a core-by-core basis. Ο



How Do We Count Flop's?

Manual Counting

- Go thru each loop nest and count the number of FP operations
- Works best for deterministic loop bounds
- or parameterize by the number of iterations (recorded at run time)
- X Not scalable

Perf. Counters

- Read counter before/after
- ✓ More Accurate
- Low overhead (<%) == can run full MPI applications
- ✓ Can detect load imbalance
- X Requires privileged access
- X Requires manual instrumentation (+overhead) or full-app characterization
- **X** Broken counters = garbage
- X May not differentiate FMADD from FADD
- X No insight into special pipelines ⁴⁸

Binary Instrumentation

- Automated inspection of assembly at run time
- ✓ Most Accurate
- ✓ FMA-, VL-, and mask-aware
- Can count instructions by class/type
- Can detect load imbalance
- ✓ Can include effects from non-FP instructions
- ✓ Automated application to multiple loop nests
- X >10x overhead (short runs /
 - reduced concurrency)



How Do We Measure Data Movement?

Manual Counting

- Go thru each loop nest and estimate how many bytes will be moved
- Use a mental model of caches
- ✓ Works best for simple loops that stream from DRAM (stencils, FFTs, spare, ...)
- **X** N/A for complex caches
- Not scalable

Perf. Counters

- Read counter before/after
- \checkmark Applies to full hierarchy (L2, DRAM,
- ✓ Much more Accurate
- Low overhead (<%) == can run full MPI applications
- ✓ Can detect load imbalance
- Requires privileged access
- **X** Requires manual instrumentation (+overhead) or full-app characterization

Cache Simulation

- Build a full cache simulator driven by memory addresses
- ✓ Applies to full hierarchy and multicore
- Can detect load imbalance
- ✓ Automated application to multiple loop nests
- **X** Ignores prefetchers
- X >10x overhead (short runs / reduced concurrency)





Previously Cobbled Together Tools...

- Use tools known/observed to work on NERSC's Cori (KNL, HSW)...
 - Used Intel SDE (Pin binary instrumentation + emulation) to create software Flop counters
 - Used Intel VTune performance tool (NERSC/Cray ٠ approved) to access uncore counters
- Accurate measurement of Flop's (HSW) and DRAM data movement (HSW and KNL)
- Used by NESAP (NERSC KNL application) readiness project) to characterize apps on Cori...

HOME ABOUT SCIENCE AT NE	RSC SYSTEMS FOR USERS NE
FOR USERS	Home » For Users » Application P
Live Status	
» User Announcements	WLAJUNINU P
» My NERSC	
» Getting Started	Arithmetic intensity is a measur
Connecting to NERSC	amount of memory accesses (E
» Accounts & Allocations	ratio (F/B). This application not
» Computational Systems	on using VTune can be found by
» Storage & File Systems	Performance Model.
» Application Performance	
NESAP	Historically, processor manufa
Application Porting and Performance	calculation. Some modern pro
IXPLIG	provide counters for FLOPs. H
Performance and Debuoging	memory accesses, and VTune
Tools	The SDE dynamic instruction t
Measuring Arithmetic	instruction length, instruction
Intensity	with SDE. In general the follow
» Data & Analytics	Edison and Cori Phase 1.
» Job Logs & Statistics	
Training & Tutorials	This application note provides
» Software	critical for real applications as
- Policies	more than a lew minutes. And
» NERSC Llears Oroup	An example command line for
NENOC Osers Group	
» Staff Bloge	Comm n 4 o Code lub d
Bequest Repository Mailing	9 Srun -n 4 -c 6 Suð -IVD -0
List	
	Where:
Need Help?	 -ivb is used to target E
Out-of-hours Status	 -d specifies to only co
and Password help	 -iform 1 turns on comp
Call operations:	 -omix specifies the out
1-800-66-NERSC, option 1	 -i specifies that each r
or 510-486-6821	 alobal ragios will incl
Account Support	 -giobal_region Will Incl
https://nim.nersc.gov	
accounts@nersc.gov	An example command line for

http://www.nersc.gov/users/application-performance/measuring-arithmetic-intensity/

NERSC is LBL's production computing division CRD is LBL's Computational Research Division NESAP is NERSC's KNL application readiness project LBL is part of SUPER (DOE SciDAC3 Computer Science Institute)









Intel Advisor

Includes Roofline Automation...

- Automatically instruments applications (one dot per loop nest/function)
- Computes FLOPS and AI for each function (CARM)
- ✓ AVX-512 support that incorporates masks
- Integrated Cache Simulator¹ (hierarchical roofline / multiple Al's)
- Automatically benchmarks target system (calculates ceilings)
- Full integration with existing Advisor capabilities



http://www.nersc.gov/users/training/events/roofline-training-1182017-1192017

¹Experimental Feature, the look and feel and exact behavior is subject for change





ORATORY

Hierarchical Roofline vs. Cache-Aware Roofline

... understanding different Roofline formulations in Intel Advisor



There are two Major Roofline Formulations:

- Hierarchical Roofline (original Roofline w/ DRAM, L3, L2, ...)...
 - Williams, et al, "Roofline: An Insightful Visual Performance Model for Multicore Architectures", CACM, 2009 •
 - Chapter 4 of "Auto-tuning Performance on Multicore Computers", 2008 •
 - Defines multiple bandwidth ceilings and multiple Al's per kernel •
 - Performance bound is the minimum of flops and the memory intercepts (superposition of original, single-metric Rooflines) •

Cache-Aware Roofline

- Ilic et al, "Cache-aware Roofline model: Upgrading the loft", IEEE Computer Architecture Letters, 2014 •
- Defines multiple bandwidth ceilings, but uses a single AI (flop:L1 bytes) ٠
- As one looses cache locality (capacity, conflict, ...) performance falls from one BW ceiling to a lower one at constant AI •

Why Does this matter?

- Some tools use the Hierarchical Roofline, some use cache-aware == Users need to understand the differences •
- Cache-Aware Roofline model was integrated into production Intel Advisor •
- Evaluation version of Hierarchical Roofline¹ (cache simulator) has also been integrated into Intel Advisor •





Hierarchical Roofline

- Captures cache effects
- Al is Flop:Bytes after being *filtered by* lower cache levels
- Multiple Arithmetic Intensities (one per level of memory)
- Al *dependent* on problem size (capacity misses reduce AI)
- Memory/Cache/Locality effects are observed as decreased AI
- Requires *performance counters or* cache simulator to correctly measure Al

Cache-Aware Roofline

- Captures cache effects
- Al is Flop:Bytes as presented to the L1 cache (plus non-temporal stores)
- Single Arithmetic Intensity
- Al *independent* of problem size
- Memory/Cache/Locality effects are observed as decreased performance
- Requires static analysis or *binary instrumentation* to measure Al





Example: STREAM

• L1 Al...

- 2 flops
- 2 x 8B load (old)
- 1 x 8B store (new)
- = 0.08 flops per byte

No cache reuse…

• Iteration i doesn't touch any data associated with iteration i+delta for any delta.

... leads to a DRAM AI equal to the L1 AI

#pragma omp parallel for
for(i=0;i<N;i++){
 Z[i] = X[i] + alpha*Y[i];
}</pre>







Example: STREAM



Example: 7-point Stencil (Small Problem)

L1 Al...

- 7 flops •
- 7 x 8B load (old) •
- 1 x 8B store (new) •
- = 0.11 flops per byte •
- some compilers may do register shuffles to reduce the • number of loads.

Moderate cache reuse...

- old[k][j][i+1] is reused on next iteration of i. •
- old[k][j+1][i] is reused on next iteration of j. •
- old[k+1][j][i] is reused on next iterations of k. •
- ... leads to DRAM AI larger than the L1 AI

```
#pragma omp parallel for
for(k=1;k<dim+1;k++){</pre>
for(j=1;j<dim+1;j++){</pre>
for(i=1;i<dim+1;i++){</pre>
  new[k][j][i] = -6.0*old[k ][j
                      + old[k ][j
                      + old[k+1][j
}}}
```







Example: 7-point Stencil (Small Problem) Hierarchical Roofline Cache-Aware Roofline





Example: 7-point Stencil (Small Problem) **Cache-Aware Roofline Hierarchical Roofline**





Example: 7-point Stencil (Large Problem) Hierarchical Roofline Cache-Aware Roofline





Example: 7-point Stencil (Observed Perf.) **Hierarchical Roofline Cache-Aware Roofline**







Example: 7-point Stencil (Observed Perf.) Hierarchical Roofline Cache-Aware Roofline









Questions?







KELEY NATIONAL LABORATORY

Don't forget to take the Survey...









Backup







LAWRENCE BERKELEY NATIONAL LABORATORY

Refining Roofline: NUMA





NUMA Effects

- Cori's Haswell nodes are built from 2 Xeon processors (sockets)
 - Memory attached to each socket (fast)
 - Interconnect that allows remote memory access (slow == NUMA)
 - Improper memory allocation can result in more than a 2x performance penalty









NATIONAL LABORATORY

Refining Roofline: Instruction Issue Bandwidth



Superscalar vs. Instruction mix

- Define in-core ceilings based on instruction mix...
- e.g. Haswell
 - 4-issue superscalar
 - Only 2 FP data paths ullet
 - Requires 50% of the instructions to be FP to get peak performance







Superscalar vs. Instruction mix

- Define in-core ceilings based on instruction mix...
- e.g. Haswell
 - 4-issue superscalar \bullet
 - Only 2 FP data paths
 - Requires 50% of the instructions to be FP to get peak performance
- e.g. KNL
 - 2-issue superscalar \bullet
 - 2 FP data paths ullet
 - Requires 100% of the instructions to be FP to get peak performance







Superscalar vs. instruction mix

- Define in-core ceilings based on instruction mix...
- e.g. Haswell
 - 4-issue superscalar \bullet
 - Only 2 FP data paths
 - Requires 50% of the instructions to be FP to get peak performance
- e.g. KNL
 - 2-issue superscalar \bullet
 - 2 FP data paths ullet
 - Requires 100% of the instructions to be FP to get peak performance









Superscalar vs. instruction mix

- Define in-core ceilings based on instruction mix...
- e.g. Haswell
 - 4-issue superscalar
 - Only 2 FP data paths
 - Requires 50% of the instructions to be FP to get peak performance
- e.g. KNL
 - 2-issue superscalar
 - 2 FP data paths ullet
 - Requires 100% of the instructions to be FP to get peak performance









ELEY NATIONAL LABORATORY

Refining Roofline: Compulsory, Capacity, and Conflict misses


Naively, we can bound AI using only compulsory cache misses







- Naively, we can bound AI using only compulsory cache misses
- However, write allocate caches can lower Al







- Naively, we can bound AI using only compulsory cache misses
- However, write allocate caches can lower Al
- Cache capacity misses can have a huge penalty



$AI = \frac{\#Flop's}{Compulsory Misses + Write Allocates + Capacity Misses}$



- Naively, we can bound AI using only compulsory cache misses
- However, write allocate caches can lower Al
- Cache capacity misses can have a huge penalty
- Compute bound became memory bound







BERKELEY LAB

LAWRENCE BERKELEY NATIONAL LABORATORY

LIKWID: Performance Counters







- LIKWID provides easy to use wrappers for measuring performance counters...
 - ✓ Works on NERSC production systems
 - Distills counters into user-friendly metrics (e.g. MCDRAM Bandwidth) \checkmark
 - Minimal overhead (<1%) \checkmark
 - Scalable in distributed memory (MPI-friendly) \checkmark
 - Fast, high-level characterization \checkmark
 - No timing breakdowns
 - **X** Suffers from Garbage-in/Garbage Out

(i.e. hardware counter must be sufficient and correct)

https://github.com/RRZE-HPC/likwid

http://www.nersc.gov/users/software/performance-and-debugging-tools/likwid

